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1.0 INTRODUCTION 
The Radio Frequency Test Console is a precision Simulator whereby the characteristics 
of a deep space communications system are realistically simulated. The unit is a laboratory 
device designed to evaluate advanced telemetry and ranging systems. 
The Simulator duplicates the characteristics of a spacecraft transmitter, the ground 
receiver and the transmission media. The PM/AM Subsystem includes a PM/AM transmitter, 
PM receiver and coherent AM receiver. The F M  Subsystem consists of an F M  transmitter, 
Phase Lock FM receiver and conventional F M  discriminator. The Signal-to-Noise Summer 
establishes accurate signal-to-noise ratios over a dynamic range of 100 db. The Phase 
Noise Instrumentation feature provides a means of measuring the phase noise of the PM re- 
ceiver carrier  tracking loop VCO at various signal-to-noise ratios. Auxiliary test instru- 
ments provide a means of accurately measuring carrier suppression as a function of modula- 
tion index. The RF Test Console also includes various commercial instruments required 
to measure both baseband and RF signal parameters. 
1.1 PROGRAM GOALS 
The Phase I1 program goals are stated simply as follows: "Design, fabricate and 
test an RF Test Console as outlined i n  Appendices A through K of the Phase I Final Report". 
The hardware that was designed and fabricated in Phase II correlates quite closely with the 
design plans outlined in  the Phase I Final Report. 
1.2 SUMMARY AND CONCLUSIONS 
The RF Test Console test results indicate that the specifications outlined in Appendix A 
of the Phase I Final Report were met with the following exceptions: 
192.1. PM MODULATOR 
The PM Modulator response was specified to exhibit a transfer of output phase 
deviation to input baseband within *O. 5 db from DC to 1. 5 Mc. The modulator 
design achieved *O. 5 db from DC to 1.0 Mc. The modulator was designed as 
a wideband phase lock loop. The loop transport lag introduced peaking (as pre- 
dicted in the Phase I study) near the loop cut frequency. The loop transport lag 
was minimized but not sufficiently to meet the specifications as originally stated. 
FM TRANSMITTER/RECENER PAIR RESIDUAL FM 1.2.2. 
The F M  Subsystem Residual F M  characteristic was specified to exhibit 15 cps 
RMS residual FM with the transmitter operating in the AFC mode and 60 cps 
1- 1 
RMS residual FM in the NON/AFC mode or  conventional receiver. The FM Sub- 
system exhibited 170 cps residual FM with the transmitter in the Non AFC mode 
measured with the phase lock receiver and 211 cps measured with the conventional 
receiver. The Subsystem exhibited 165 cps residual FM with the transmitter in the 
AFC mode measured with the phase lock receiver and 195 cps measured with the 
conventional receiver. All measurements were made in a 500 Kc bandwidth. The 
transmitter AFC system reduced the residual F M  considerably when the measure- 
ments were made in a narrow bandwidth (100 Kc); however, as noted the system 
residual FM is essentially the same (measured in 500 Kc) with the transmitter in 
AFC o r  Non AFC. 
During the course of the Phase I1 design effort it became evident that a trade off 
existed between system linearity and residual FM. Initially, the system ex- 
ceeded the linearity spec. and exhibited poor residual FM characteristics. Sub- 
sequently, the residual FM was reduced at the expense of linearity; however, the 
original residual F M  specification was not met as noted. The conclusion reached 
(after the design and test program was concluded) is that the original specification 
is unrealistic. It is unrealistic i n  the sense that the residual F M  is measured in  
too wide a bandwidth. 
1 . 2 . 3  MISCELLANEOUS 
The Phase Noise Instrumentation system was modified from that outlined i n  the 
original design plan. The modification became evident with the availability of the 
Hewlett Packard Vector Voltmeter Model 840A. This instrument reconstructs 
repetitive waveforms in the 1 Mc to 1 Gc band by a sampling technique. The wave- 
forms are reconstructed at 20 Kc; however, the phase and amplitude information 
is retained as dictated by the Nyquist sampling rate. This instrument is used in 
the RF Test Console to reconstruct both the PM Receiver carrier tracking loop 
VCO output and the loop reference. The resulting 20 Kc waveforms are  linearily 
phase compared to yield a measure of the VCO jitter and cycle slippage at thres- 
hold. The obvious advantage is that the 10 M c  phase measurement is made at 20 Kc. 
1.2.4 PM SUBSYSTEM PHASE STABILITY 
The PM Transmittermeceiver Pair Phase Stability was specified as 1.0 degree 
RMS measured in 2 BLO of 3 . 0  cps. The system yielded 0.25 degrees RMS in 2 
BLo of 3.0 cps. Further, the phase stability spec. was exceeded with both a DC 
amplifier and Non Linear Diode Function Generator (and associated l / f  noise) 
inside the loop. The latter units were required to meet loop gain and linearity 
specifications. However, the P M  Subsystem phase stability can be decreased 
from 0.25 degrees RMS at the expense of loop gain and linearity. 
1-2 
8 ,I 
2.0 GENERAL DESCRIPTION AND DESIG 
The organization of this report is outlined as follows: 
Section 2 includes the principal s n  a brief review of the ----.-- 
design plan formulated in the Phase I program, Changes from the design plan are outlined 
and the reasons for the deviations are listed. 
-
Section 3 is the main body of the report, In this section the design and test results are 
plan and specification. Section 3 includ-detail= 
module designs that are c o n s i d m o  be of interest. 
included. Appendix A (Specification) is included as the last portion of this volume. Appendix 
A includes a correlation of the original specification and measured data. 
I__- 
Conventional module designs are not 
2.1  SYSTEM 
Figure 2 .1 .1  presents a block diagram of the R. F. Test Console. The system is 
packaged in four Holloway Cabinets. One cabinet includes the P. M., F. M. Transmitter Test 
Equipment and Transmitter Frequency Synthesizer. The Linear/Signal to Noise Summer is 
included in a second cabinet, The Commercial Test Equipment is packaged in a third cabinet 
and the P. M. /F. M. Receivers and Receive Frequency Synthesizer are packaged in the fourth 
cabinet. 
l 
The individual circuits are packaged in R F  tight modules. All module signal connec- 
tions are made with double shielded cables and TSM connectors. The power supply voltages 
are connected to each module through line filters, The module enclosures a r e  packaged in 
drawers that can be extended from the cabinets on elides. The drawer cables a re  connected 
to the cabinets through cable guides to prevent tangling when the drawers are extended. 
The Operator's Manual is included in Appendices C and D (separate volumes) of this 
report, Appendix B contains the system filter designs and test data. Appendix A includes 
the revised performance specifications. Appendix A has been revised to reflect the measured 
system performance. Test data has been correlated with the original specifications. 
2.2 FREQUENCY SYNTHESIZERS 
There are two frequency synthesizers in the R F  Test Console. The transmitter syn- 
the sizer provides outputs for the P. M. and F. M. tranemitters, S/N Summer, Phase Noise 
Instrumentation, Special Test Instrumentation and Commercial Test Instrumentation. The 
receiver synthesizer provides frequencies for the P. M. receiver, Commercial Test Instru- 
mentation, and Phase Noise Instrumentation. 1 
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Figure 2.2.1. Functional Block Diagram R. F. Test Console 
2.2.1 Transmitter Frequency Synthesizer 
Figure 2.2.1.1 indicates a simplified block diagram of the transmitter frequency 
synthesizer. The following system specifications are applicable to the transmitter fre- 
quency synthesizer: 
Frequency Stability. The frequency stability of both the transmitter frequency source 
and the receiver reference oscillator shall be as follows: 
a. Each shall have a short-term stability, measured over a one-minute period, of 
7 
1 part in 10 . 
b. Each shall have a long-term stability, measured over a four hour period of 5 
7 parts is 10 . 
Phase Stability. The phase stability of the unmodulated transmitter-receiver pair 
shall be such as to cause no more than a one degree= phase error  in a noise-free phase- 
coherent receiver with a2BLo of 3.0 cps. 
Frequency. The transmitter center frequency shall be exactly 50 Mc and shall be 
continuously tunable i500 cps about this frequency by manual control. 
so. 05- 
so. 1 
50. 2 
50. a- 
Figure 2.2.1.1. Block Diagram, Transmitter Frequency Synthesizer 
! 
2-5 
-r 
.J 
The design plan formulated during the Phase I effort to fulfill the frequency and phase 
stability specifications, is summarized as follows: The one minute and four hour frequency 
stability specifications dictated that the transmitter master oscillator be proportionally temp- 
erature controlled. The oscillator was designed and packaged in two Dewar flasks. The 
inner oven is temperature controlled. The outer oven is not heated, but serves to decouple 
the inner oven from cabinet drafts, etc. 
The phase stability specification requires that the system exceed the one minute 
frequency stability specification by at least an order of magnitude. Preliminary tests during 
the course of the Phase I effort indicated that in order to meet the phase stability specification, 
the double oven system and an extremely low noise oscillator would be required. However, 
the specification also requires manual tuning of the master oscillator of *500 cps at 50 Mc. 
Therefore, a high Q (Q = 2.5.10 ) fundamental, 1 Mc crystal oscillator was planned as the 
transmitter reference. 
+6 
State-of-the-art commercial oscillators exhibit adequate phase stability: however, 
these units utilize overtone crystals that cannot be tuned over the specific range. 
The design plan was followed during the Phase I1 design effort with the following modifi- 
cations: a field effect transistor was used to achieve active gain in the first oscillator stage 
in place of a low noise transistor. The proportional control oven reference (10 Kc) produced 
sidebands on the oscillator output (-90 db) with respect to the 1 Mc output. The sideband level 
was not acceptable, as revealed by residual F. M. tests. Attempts to reduce the sideband 
level by reorganizing the oscillator package (shielding, etc. ) was not successful. Ultimately, 
the oscillator output was filtered (after multiplication to 5 Mc) with a narrow band crystal 
filter centered on 5 Mc. This brute force technique reduced the sidebands (multiples of 10 Kc) 
to a level -135 db with respect to the 5 Mc multipler output. Aside from these changes in de- 
sign plan, the transmitter frequency synthesizer performed within specification as described 
in Section 3 of this report. 
2.2.2 Receiver Frequency Synthesizer Design Plan 
Figure 2.2.2.1 presents the Receiver Frequency Synthesizer block diagram. The 
Receiver Frequency Synthesizer specifications are essentially the same as those of the trans- 
mitter synthesizer and are as follows: 
Frequency Stability. The frequency stability of both the transmitter frequency source 
and the receiver reference oscillator shall be as follows: 
a. Each shall have a short-term stability, measured over a one-minute period, of 
7 1 part in 10 . 
b. Each shall have a long-term stability, measured over a four hour period, of 
7 5 part in 10 . 
-
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Figure 2.2.2. l. Block Diagram, Receiver Frequency Synthesizer 
Phase Stability. The phase stability of the unmodulated transmitter-receiver pair, 
shall be such as to cause no more than a one degree RMS phase error  in a noise-free, phase- 
coherent receiver with a 2 BLo of 3.0 cps. 
-
Reference Oscillator. The P. M. Receiver Reference Oscillator shall have a fixed- 
frequency output tunable to exactly 10 Mc. 1 Mc multiplier to 10 Mc. 
The frequency and phase stability of the receiver synthesizer oscillator are essentially 
the same as for the transmitter synthesizer. However, the specified tuning range is con- 
siderably less for the receiver synthesizer. Therefore, a General Radio oscillator was 
purchased. The advertised short-term stability of this unit was equal to or  better than the 
two principal competitors; namely, Hewlett Packard and Frequency Electronics. However, 
all vendors specified their oscillator's phase stability in terms of the dimensionless ratio, 
(T), Af change in frequency normalized to center frequency referenced to an integration time'f. 
This parameter is a comparative guide, but the specification is written in terms of the system 
phase noise in the frequency domain. 
For the reasons noted, the General Radio Oscillator was purchased for the receiver 
reference oscillator. The unit's basic frequency is 5 Mc. As outlined in the design plan, the 
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oscillator output was multiplied to 10 Mc and to 45 Me to provide receiver 10 Mc references 
and the 45 Mc conversion frequency for predetection record and playback. 
B '  
The Phase I design plan included transistor frequency multipliers applicable to 
both the transmitter and receiver frequency synthesizers. The basic multiplier included a 
harmonic generator consisting of an over-driven linear amplifier and subsequent linear 
narrow band amplifiers tuned to the desired harmonic. The multipliers were fabricated ac- 
cording to the original design plan with the exception that hot carrier diodes were used as 
the harmonic generators. The 50 to 350 Mc multiplier used in the transmitter synthesizer, 
utilized a step recovery, o r  snap diode, harmonic generator. 
The individual multiplier test data indicatedthat all harmonics of the input and out- 
put frequencies were a minimum of -60 db with respect to the desired output frequency. The 
frequency multiplier phase noise contribution to the overall system phase noise was suf- 
ficiently small that the system phase stability was within specification. 
design and test data is included in Section 3. 
Frequency multiplier 
2.3 P.M. SUBSYSTEM 
The P. M. Subsystem is outlined in detail as a portion of figure 2. 3. 1. The P. M. Sub- 
system consists of the P. M. Modulator and P. M. Receiver. Each of these units was fabri- 
cated to its own specification; however, several specifications pertain to the performance of 
the transmitter/receiver pair. This section deals with the P. M, Transmitter/Receiver pair 
specification and the design plan utilized to meet specified parameters. 
the principal P. M. Subsystem specifications. The frequency and phase stability specifications 
pertain to not only the P. M. Transmitter Receiver pair but also the Transmitter and Receiver 
frequency synthesizer. The sections of this report that include the frequency synthesizer dis- 
cuss these same two specifications; however, the P. M. Subsystem's influence on the overall 
system frequency and phase stability is included here. 
1 
Table 2. 3. 1 presents 
The P. M. Subsystem short and long term frequency stability parameters, as defined by 
the specifications, are determined by the Transmitter Reference Oscillator, located in the 
Transmitter Frequency Synthesizer, and the P. M. Receiver Reference oscillator, in the Re- 
ceiver Frequency Synthesizer. The design plan derived in Phase I and implemented in Phase 
11 indicated that the Transmitter/Receiver frequency stability specification required propor- 
tional temperature control of the oscillator's crystal. Further, the regulation of the oscil- 
lator power supplies must absorb variations in both primary line voltage and load currents. 
The test results listed in Section 3.0 of this report indicate that the precautions taken were 
more than adequate to meet the subsystem frequency specification. However, one cannot 
assume that "over design" was involved, for an overlap exists between the one minute fre- 
quency stability and phase stability specifications. To meet the latter specification, the sys- 
tem's one minute frequency stability had to be overdesigned. 
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Figure 2.3.1 P. M. Subsystem 
The P. M. Subsystem Phase Stability (specification listed in table 2.3.1) is a function 
of the phase stability of the transmitter frequency standard, the P. M. Receiver Reference 
oscillator, the carrier  tracking loop VCO, the system frequency multipliers, amplifiers, 
and receiver noise figure. The Phase I Design plan included a lengthy description of oscil- 
lata- and frequency multiplier design plus experimental evidence that the system could be 
built to achieve one degree RMS phase noise in 2 BLO 3.0 cps. The Phase II design cor- 
related very closely with the Phase I design plan. The measured system phase noise was 0.25 
degrees RMS in 2 Blo of 3.0 cps. Further, it  is our opinion that a phase noise of 0.1 degrees 
(or less) RMS in 2 Blo of 3.1 cps is achievable. However, it was necessary to include a loop 
D. C. amplifier and a diode function generator to achieve loop gain linearity. The l/f  noise 
of these units contributes a large share of the 0.25 degree phase noise measured. The P. M. 
Subsystem Fidelity Specification (shown in table 2.3.1) is a function of the P. M. Modulator 
Linearity, the phase linearity d the receiver input amplifier, mixer, and wide band 10 mc 
i-f amplifier. The Phase I design plan included an analysis relating the P. M. Modulator in- 
termodulation to the modulator phase detector, loop amplifier and VCO. The modulator phase 
detector was designed as a high speed set-reset flip flop. The linearity of the transfer of out- 
put voltage to input phase is included in Section 3 of this report. The nonlinearity of the 
2-9 
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Table 2.3.1. P. M. Subsystem Principal Specifications 
1. Frequency Stability 
The frequency stability of both the trans- 
mitter frequency scource and the receiver 
reference oscillator shall be as follows: 
a. Each shall have a short term 
stability measured over a one- 
minute period of 1 part in lo7 
b. Each shall have a long-term 
stability measured over a four hour 
hour period of five (5) parts in 
107 
2. Phase Stability 
3. Fidelity 
The phase stability of the unmodulated 
Tx/Rx pair shall be such as to cause 
no more than one degree rms phase 
error in  2 BL of 3.0 cps. 
The fidelity of the Tx/Rx pair shall be 
such that all spurious sidebands with- 
i n  the modulation passband are 30 db 
(40 db design goal) below the modu- 
lated carrier  o r  40 db (50 db design 
goal) below unmodulated power when 
the transmitter is modulated with 
two pure sinusoids of any frequency 
and at modulation indices within the 
phase modulator design limits. 
modulator VCO was  minimized by designing the VCO as a UHF oscillator (400 Mc) to mini- 
mize the ratio of peak-to-peak frequency deviation to center frequency). 
The receiver Input amplifier and Wideband I-F amplifier were designed to exhibit maxi- 
mally flat group delay o r  linear phase response. The receiver mixer and limiters were de- 
signed as broad band units that exhibit a linear phase response over the band of interest. 
These precautions summarize the steps outlined i n  the Phase I design plan and implemented 
in  the Phase I1 fabrication to meet the P. M. Subsystem fidelity specification. The receiver 
demodulation channel phase detector is a non-linear sinusoidal unit (as required by DSIF 
simulation) and the phase detector output filter exhibits a Butterworth amplitude response 
with a n  inherent non-linear phase response. Therefore, the subsystem fidelity was mea- 
sured from the modulator baseband input to receiver phase detector input. A linear phase 
detector was used to demodulate the two- tone baseband. 
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2.3.1 P. M. Modulator Design Plan 
Figure 2.3. 1.1 is the simplified P. M. Modulator block diagram. The P. M. Trans- 
mitter specifications are listed below: 
Table 2.3.1.1 P. M. Modulator Principal Specifications 
Carrier Frequency 50 Mc 
tunable k500 cps 
Phase Modulator 
a. Frequency Response io. lDB,to 500 Kc 
io. 5 db 500 Kc to 
1.0 Mc 
b. Phase Deviation i3.0 radians DC to 500 Kc 
kl.0 radianDC to 1.5 Mc 
c. Deviation Linearity See P. M. Tx/Rx pair spec. 
d. Incidental A.M. See P. M. Tx/Rx pair spec. 
Figure 2.3.1.1. Block Diagram, P. M. Modulator 
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The Phase Modulator Design Plan is detailed in Appendices D and E of the Phase I 
Final Report. These reports outline two principal techniques. One includes the locked oscil- 
lator phase modulator and the other the limited phase deviation frequency multiplier phase 
modulator. Of the two, the latter was judged the more difficult to implement due to the wide 
bandwidths involved. The frequency multiplier, phase modulator was used as a back up ap- 
proach in the event the locked oscillator phase modulator could not be realized. 
The locked oscillator phase modulator was chosen as the first approach. Although 
this technique was untried, it is based on control theory and network synthesis, both of which 
are well defined in today's technology. The distinct advantage of being able to reduce the en- 
tire modulator to a single transfer function makes this form of phase modulator verydesirable. 
A multiple pole baseband response reduces to a root locus analysis and a network synthesis 
problem. 
The Phase I study selected the criteria for a locked oscillator phase modulator 
to be the minimization of modulation e r ror  and intermodulation by use of a "maximally" flat 
delay response. The loop gain and bandwidth must be consistent with the modulation spectrum 
and have adequate rejection of spurious harmonics generated by the loop multiplier. 
Several loop designs were investigated in Phase I. The designs were primarily 3 
and 4 pole Butterworth and Bessel low pass baseband transfer functions. 
The details of the modulator design are included in Section 3 of this report. During 
the Phase I1 fabrication, it became evident that the inherent loop transport lag dictated a 
minimum closed loop bandwidth compatible with the specified amplitude response. A s  a 
result, the 4 pole Butterworth response was fabricated. 
A s  noted before, the Butterworth synthesis yields a maximally flat amplitude re- 
sponse an4 as such, was implemented to meet the amplitude response specification. However, 
the phase response of the Butterworth synthesis is quite non-linear i n  the region of loop cut 
off frequency. A s  a result, the transient response and intermodulation (as a function of 
phase non-linearity) characteristics are inferior to a linear phase synthesis. 
2.3.2 P. M. Receiver Design Plan 
A simplified block diagram of the P. M. Receiver is shown in figure 2.3.2. 1. The 
principal P. M. Receiver Specifications are shown in Table 2.3.2.1. A brief review of the 
Phase I design plan and deviations from the design plan are included in this section. The 
receiver tests and test results are listed in Section 3.2.2. 
The design plan formulated in Phase I proved to be extremely useful during the Phase 
I1 design and fabrication phase. Although deviations from the Phase I Design Plan resulted 
during the course of the design, the basic plan was implemented. 
2- 12 
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Figure 2.3.2.1. Block Diagram, P. M. Receiver 
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t Table 2.3.2.1. P. M. Receiver Principal Specifications 
1. Carrier Frequency 
2. Input Amplifier 
a. Bandwidth 
b. Phase Linearity 
c. AGC Range 
3. Narrow Band IF 
a. Center Frequency 
b. Bandwidth 
c. Phase Symmetry 
4. Wideband IF 
a. Center Frequency 
b. Bandwidth 
I 
c. Phase Symmetry 
5. Wideband Phase Detector 
a. Video 3 db Bandwidth 
b. Dynamic Range 
c. Fidelity 
6. Carrier Tracking Loop 
a. No Noise Loop Gain 
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b. Loop Bandwidths 2 BLo 
c. LoopFilter 
d. Loop Gain Stability 
50 MCS 
3 db B. W. 10 Mcs min. flat within 
*O. 25 db within k2 mc of 50 Mcs 
Compatible with P. M. Subsystem 
Linearity Spec. 
30 db 
10 Mcs 
2 Kz ( 3 db) 
*So for frequencies 
*l Hc of center frequency 
(k6 Kc Design Goal) 
10 Mcs 
6 Mcs (3 db) 
*O. 5 db within 1.5 mcs 
of center frequency 
*5 degrees over 6 mc passband 
5 mc 
40 db 
Compatible with P. M. Subsystem 
Linearity Spec. 
Constrain Static Phase Error  1 Degree, 
Transmitter Detuning k500 cps 
3.0, 12.0, 20.0 and 48.0 cps, variable 
1.0 CPS = 1 KC 
Active and passive, 1% resistors, 
3% capacitors 
*3% over transmitter tuning range 
Table 2.3.2.1. P. M. Receiver Principal Specifications (Continued) 
7. AGC Loop 
a. Min. Loop Gain 20 
b. Loop Noise Bandwidths .01, 0.1, 1.0 and 10 cps 
c. Loop Filter 
8. Predetection Record and Playback 
a. Record 
b. Playback 
Passive, 1% resistors 
2% capacitors 
P. M. Spectrum down converted 
to 50 Mc 
Recorder spectrum up converted 
to 50 Mc 
The P. M. Receiver and, indeed, the R F  Test Console system consists of a group of 
basic circuits o r  modules that were designed to module specifications. The basic modules 
a re  interconnected to form the various subsystems. By necessity, some modules are used 
only once but many are used i n  severa1 places in the system. Several simple basic precautions 
were taken that later proved valuable. In general,30 DB maximum gain was alloted per 
module. Each module was packaged in a n  RF tight enclosure. All module power lines were 
filtered at each module enclosure and double shielded 50 ohm cables with threaded R F  con- 
nectors were used in all signal paths. Each transistor within a module circuit was both RC 
and LC decoupled from the plus and minus power supplies. Nearly all the system amplifiers 
were designed as feedback amplifiers with a large ratio of open to closed loop gain. The pre- 
cautions listed were quite expensive and wasteful of power; however, i n  system test the usual 
RF problems of leakage, extraneous coupling and oscillation were practically non-existant. 
The P. M. Receiver processes and demodulates an angle modulated carrier. Con- 
siderable design effort was expended to assure that all R F  amplifiers, limiters, and mixers 
exhibited a linear phase response i n  the band of interest. We were fortunate to secure an 
early model of the Hewlett Packard 8405A Vector Voltmeter which enabled us to measure 
module phase responses and group delay. The Weinschel Dual channel Insertion Loss Test 
Set was used to measure amplitude responses in  instances where extreme accuracy was re- 
quired. 
The receiver block diagram, shown infigure 2.3.2.1, includes a 50 Mc input amplifier, 
10 Mc wide band amplifier, and 10Mc narrow band amplifier. In accordance with the design 
plan, the actual devices used i n  these units are broadband feedback amplifiers that exhibit 
linear phase response and flat amplitude response in the frequency band of interest. The 
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specified amplitude and phase responses are achieved with plug-in passive filters. The filter 
source and load impedances were designed to achieve fifty ohms resistive over the filter band- 
width; therefore, the amplifier phase and amplitude response may be easily changed by sub- 
stituting passive filters. 
The Phase I design plan outlined a VCO design approach whereby the VCO frequency 
was established at 1 Mc and subsequently multiplied to 60 Mc. The VCO crystal was selected 
for  maximum Q (2.5 x 10 
fundamental crystal was selected because the oscillator's center frequency must be changed 
plus or minus ten cycles with a reasonable scale factor (1 cycle/volt sec). A low noise oscil- 
+6 ) and packaged in a proportionally temperature controlled oven. A 
lator circuit was designed utilizing a field effect transistor. Admittedly, the oscillator's 
phase noise is multiplied by 60; however, as discussed earlier in the report, the system easily 
meets the phase stability specification. It is of interest to note that the oscillator crystal 
and circuit must be proportionally temperature controlled to meet the system phase stability 
specification when 2 Blo is 3.0 cps. For example, the oscillator cover may be removed and 
cabinet drafts allowed to circulate about the oven and low frequency phase e r ro r s  in excess of 
one degree will result due to temperature variations. 
As shown in figure 2.3.2. 1, the system utilizes three power phase detectors. A 
universal phase detector was designed; however, the demodulation channel unit was modified 
to provide a larger dynamic range. A universal wideband power amplifier with a linear 2 
watt capacity was designed to serve as a phase detector driver. Neither the carrier tracking 
loop nor the coherent AGC phase detectors require the inherent phase detector o r  drive band- 
width capabilities. The receiver output amplifiers are low power broadband operational 
amplifiers capable of driving a 600 ohm load. 
The P. M. Receiver play-back and record system was modified from the Phase I 
design plan. As shown by figure 2.3.2. 1, an auxiliary output is provided from the 50 Mc 
input amplifier which is down-converted to 5 Mc for recording. The recorded spectrum re- 
tains the influence of the input amplifier AGC system. In turn, the predetection play-back 
5 Mc spectrum is up-converted to 50 Mc and is patched into the receiver behind the input 
amplifier to avoid traversing the AGC system twice. Both the record and play-back modules 
include linear phase filters and buffer amplifiers in addition to the mixers. 
The receiver gain distribution was modified from that outlined in the Phase I design 
plan. The principal change involved increasing the gain in the input amplifier. This choice 
was made to avoid excessive degradation of the receiver noise figure, a function of AGC. This 
change resulted in a receiver AGC threshold of -85 DBM carrier power. A disadvantage 
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of this design approach is the presence of relatively high noise levels in the receiver output at 
minimum carrier power. The receiver output signal to receiver self noise ratio at AGC thres- 
hold is as follows: 
= -174DBM I(TB1 cps 
= -108DBM KTB(4 Mc) 
*B(4 Mc) 
minimum carrier = -85 DBM 
plus Receiver noise 
Demod channel predetection 
noise bandwidth = 4 Mc 
Figure = - 105 DBM 
Receiver S/N at AGC Threshold = +20 DB 
Obviously, if the receiver AGC threshold is increased 10 DB the output S/N is increased 
10 DB provided the noise figure remains 3.0 DB. However, this logic is not without compro- 
mises. If the AGC threshold is increased, the receiver front endgain mustbedecreasedtoavoid 
overload on S/N Summer Noise. This results in  a higher receiver noise figure at  maximum 
AGC. However, the noise viewed at the receiver output will be decreased provided the signa 
increases (with AGC threshold increase) faster than the noise figure. The low noise figure 
design was selected, although the latter option is easily implemented by simply decreasing 
gain in the receiver input amplifier. In either case, the error contribution of the receiver 
self noise summed with the S/N Summer Noise is negligible. For example, if the Summer 
Noise is maintained 20 DB above receiver self noise referenced to the receiver input, a 
0.01 DB error  in the Summer S/N ratio results. 
2.4 F.M. SUBSYSTEM 
The following specifications pertain to the F. M. Subsystem: 
Table 2.4.1. F. M. Subsystem Principal Specifications 
1. Frequency Stability The frequency stability of the Tx/Rx pair shall be 
such as to cause less than 15 cps RMS residual 
F. M. with the Tx operating in  the AFC Mode and 
60 cps RMS residual F. M. in  non/AFC Mode mea- 
sured in either conventional or phase lock receiver 
in a 500 Kc bandwidth. 
The Tx/Rx pair ahall exhibit a static linearity of 
10.5 percent over the full-scale frequency deviation 
with the non/AGC Transmitter and either receiver, 
above and beyond the inherent sinusoidal phase 
detection non-linearity. 
2. Static Linearity 
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Table 2.4.1. F. M. Subsystem Principal Specifications (Continued) 
3. Dynamic Linearity The Tx/Rx pair shall exhibit a dynamic linearity of 
4 . 0  percent over all combinations of modulating 
frequency and frequency deviation in both AFC and 
non/AFC transmitter modes and with either receiver, 
above and beyond inherent sinusoidal phase de- 
tector non-linearity. 
The design plan formulated during the course of the Phase I effort outlined a basic 
'YCO" to be used in both the F. M. Modulator and Phase Lock F. M. Receiver. The VCO 
was intended to improve the specified parameters exhibited by the usual open loop voltage 
controlled oscillator. Briefly, the VCO analyzed is a closed loop system, consisting 
of a VCO, discriminator, loop amplifier and loop filter as shown in figure 2.4.1. It is well 
known that a VCO exhibits the transfer (s). The system shown in figure 2.4 .1  dupli- 
cates the transfer function; however, several other advantages are evident. All  the ad- 
vantages are based on the assumption that,in a practical sense, it is simpler to build a more 
linear and less noisy discriminator and loop amplifier than a VCO. If this is a valid statement, 
then it becomes a simple matter to transfer the static and dynamic linearity and noise charac- 
teristics of the discriminator and loop amplifier to the VCO. This basic assumption formed 
the basis for meeting the F.M. Subsystem specifications. The results of this effort are out- 
lined in detail in Section 3 of this report. 
Figure 2.4.1. Block Diagram, Basic F. M. Subsystem VCO 
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The basic idea proved to be a valid improvement; however, the design was not without 
problems. For example, a more linear discriminator inherently exhibits a lower slope 
Volts sensitivity (-) and a lower loop @in resulting in an extremely linear but noisy modulator. 
CPS 
Therefore, a compromise between dynamic linearity and residual F. M. proved necessary. 
Further, the bandwidth of the system is ultimately limited by the loop transport lag. There- 
fore, (as in the w e  of the Phase Lock F. M. Receiver "VCO") interaction between the VCO 
minor loop and the wideband APC major loop was a problem. However, for the modulation 
indices and loop bandwidths specified the problems were solved and the system proved 
superior to a simple open loop VCO. 
2.4.1 F. M. Transmitter Design Plan 
Figure 2.4.1.1 presents a block diagram of the F. M. Transmitter. A brief outline 
of the principal F. M. Transmitter specifications are listed in  Table 2.4. 1. 1. 
Table 2.4. 1.1. F M  Transmitter Principal Specifications 
CARRIER FREQUENCY 50 Mc 
Tunable i500 cps 
a. Frequency Response The frequency response of the frequency modulator 
shall be constant with kO.1 db from 50 cps to 100 Kc 
and *O. 5 db from 3 cps to 50 cps and 100 Kc to 500 Kc. 
The modulator shall be capable of deviating the 
carrier *500 Kc about its center frequency with a 
maximum modulation index of 512 i n  the AFC mode. 
b. Frequency Deviation 
c. Deviation Linearity Refer to F. M. Subsystem Specifications. 
AFC Operation 
RESIDUAL F. M. 
The F. M. Transmitter shall be capable of operat- 
ing either with or  without automatic frequency con- 
trol. In the AFC mode its modulation response 
shall be from 3 cps to 500 Kc and in  non/AFC from 
DC to 500 Kc. 
15 cps AFC Mode 
60 cps Non-AFC Mode. 
The transmitter design plan formulated in Phase I to meet the specifications included 
the closed loop VCO described earlier and a minor APC loop to stabilize the carrier. The 
closed loop VCO was synthesized to exhibit a closed loop transfer function, mathematically 
equivalent to a two pole Butterworth passive filter. The cut off frequency was selected such 
that the transfer ~ m -  A (s) was maximally flat within k0.5 db at 500 Kc. 
A minor, narrow band APC loop was included to serve as a means of stabilizing the 
carrier center frequency and reducing the residual F. M. 
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Figure 2 .4 .1 .1 .  Block Diagram, F. M. Transmitter 
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This feature of the design plan was implemented; however, the closed loop transfer 
function of the minor loop was modified to simplify the pre-emphasis network required in  the 
AFC mode. 
The carrier stabilization loop proved successful in the sense that it diminished the 
carrier drift a8 monitored on a frequency counter (absolute carrier frequency measured over 
an integration time). However, the reduction in residual F. M. measured in  a 500 Kc band- 
width proved insignificant. These results are not surprising if one considers that the carrier 
stabilization loop is narrow band (50 cps) and that noise reduction results only within the 
stabilizer loop bandwidth, Aside from this characteristic, the stabilizer loop dictates that 
the modulation index cannot exceed 512. This latter characteristic limits the peak frequency 
deviation for  low frequency baseband components. Therefore, the "APC" mode is most 
useful when a reduction i n  residual F. M. close to the carrier  is required and the baseband 
frequencies do not extend below 50 cps. The latter characteristic allows the operator to m e  
a larger peak frequency deviation without exceeding a modulation index of 512. 
2.4.2 F. M. Receiver Design Plan 
Table 2.4.2.1 lists the principal F. M. Receiver specifications. 
Table 2.4.2.1. F. M. Receiver Principal Specifications 
I 
1. Input Band Pass Filters 
a. Phase Response 
b. Amplitude Response 
2. Limiter 
a. The Dual F.M. Rx shall 
contain a hard limiter 
following the input band- 
pass filter with the fol- 
lowing characteristics : 
3. Conventional F. M. Detector 
The input filters shall have half power bandwidths 
within *2 percent of 1 Mc, 200 Kc and 10 Kc. (Center 
frequency, 50 Mc). 
The filter's phase response shall be linear as 
established by a Bessel response. 
The amplitude response shall be established by the 
3 db bandwidth and the phase characteristic. 
The limiter shall have a dynamic range of 60 db. 
The dual F. M. Rx shall include a conventional 
F. M. detector with performance characteristics 
consistent with the F. M. Subsystem frequency 
stability and static and dynamic linearity require- 
ments. 
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r I Table 2.4.2.1. F. M. Receiver Principal Specifications (Continued) 
4. Phase Lock F. M. Detector 
a. VCO The deviation capability shall be consistent with 
the transmitter modulator characteristics. The 
static and dynamic linearity and stability shall be 
consistent with the F. M. Subsystem Specifications. 
The VCO shall have a center frequency of 50 Mc. 
b. Phase Detector 
c. Loop Gain 
d. Loop Filter 
e. Compensation Filter 
The phase detector bandwidth shall be consistent 
with the Tx modulator frequency response. It shall 
be of sufficient fidelity to meet the subsystem 
dynamic linearity requirements. 
Sufficient to constrain static phase error  to 10 
degrees when Tx deviation is maximum (500 Kc). 
Three standard loop information bandwidths of 3, 
30, and 300 Kc shall be supplied. 
A single pole R. C. low pass filter shall be employed 
at the loop filter output such that the overall phase- 
lock F. M. detector transfer function is that of a 
pure loop. 
5. Output Low Pass Filter 
The dual F. M. Rx shall 
include a single low-pass 
output filter with the fol- 
lowing characteristics : The output filter shall have more than three poles 
and shall have either maximally flat amplitude or 
maximally flat phase response. Filter bandwidths 
of 1, 10 and 100 Kc shall be supplied. 
6. Predetection Record and Playback 
a. Record F.M. Spectrum down converted to 5 Mc 
b. Playback Recorder Spectrum up converted to 50 Mc. 
Figure 2.4.2.1 indicates a simplified block diagram of the F. M. Receiver. A brief review 
of the design plan formulated in Phase I, to meet these specifications follows. 
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Figure 2.4.2.1. Block Diagram F. M. Receiver 
The F. M. Receiver input amplitude and phase response was planned to be established 
by passive filters, with the active gain to be contributed by low noise broadband amplifiers. 
The 1 Mc (3 db bandwidth) filter was fabricated as a helical structure and the 10 Kc unit util- 
ized a 4 crystal lattice arrangement. The original specification also called for a 100 Kc, 
3 db bandwidth filter, centered on 50 Mc. This unit proved to exist in no man's land. The 
bandwidth required resonators with Q's too high to be achieved with a helical structure and 
the bandwidth (combined with the 50 Mc center frequency) made a crystal design impractical. 
The problems attendant with the crystal filter design are summarized as follows: 
The crystals used in a crystal filter must be ground in the fundamental mode to avoid filter 
harmonic response. However, a fundamental crystal ground to exhibit a fundamental center 
frequency of 50 Mc is physically small in diameter and the wafer is fragile and the yield 
of a batch of crystals is low. This problem is not insurmountable (at high cost); however it 
is nearly impossible to fabricate such a crystal which does not exhibit spurious modes (on the 
high side of center frequency) less than 30 Kc from center frequency. Thus, the 100 Kc filter 
utilizing a crystal structure, would exhibit an unacceptable passband amplitude and phase 
response in a region 30-100 Kc from center frequency. For these reasons, it was practical 
to build the 10 Kc filter with crystals, but not the 100 Kc filter. 
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3 ?  Therefore, a compromise was reached with the cognizant engineer and the original 100 Kc 
filter 3 db bandwidth was increased to 200 Kc and the unit was designed in a helical 
structure. 
Aside from the input filter problem, the original design plan was utilized for the most 
part. However, the receiver input amplifier noise figure was minimized in an  effort to mini- 
r&e noise figure contribution to the F.M. Subsystem residual FM, The limiter design included 
sufficient dynamic range in the interstage amplifiers to minimize carrier phase shift (A. M. 
to F. M. conversion) as a function of carrier level. The phase lock discriminator VCO was 
designed as a closed loop system, as described earlier. The Phase I design plan outlined a 
linear delay line discriminator for use in the closed loop VCO. This unit exhibited the re- 
quired linearity; however, the slope sensitivity and resulting noise proved unsatisfactory. 
Subsequent modifications, consisting of a multiple quarter wavelength delay line design, 
improved the slope sensitivity at little sacrifice of linearity; however, the increased time 
delay introduced by the longer line, ruined the loop phase margin. The resulting peaking 
was intolerable. Therefore, a more conventional discriminator was used in the phase 
lock discriminator and the delay line design was used as the conventional discriminator. 
The F. M. Subsystem dynamic linearity was interpreted in terms of a series ex- 
pansion in which the relationship between receiver output and transmitter baseband input is 
defined by several terms of a Taylor series. 
The voltage eout is the output of the F. M. Receiver while ein is the modulation input 
_. 
to the F. M. transmitter. Thus eout = f (e. 1. Using a Taylor's Series expansion for this in 
function, e = a + a e +a e + a en The 1 percent linearity is interpreted from the 2 out o 1 in 2 in n in' 
Taylor's Series to mean that an/al 5 
is used to modulate the transmitter, each harmonic appearing at the receiver output should 
be a minimum of 40 db below the fundamental. If two pure sinusoids are summed and used 
as the modulation input (two tone test), a more complex relationship exists between the 
fundamental component and the cross-modulation products in terms of the an. The harmonics 
of each of the two tones should, however, still be 40 db below their respective fundamentals 
to meet the 1% linearity requirement. Therefore, the two tone test results outlined in Section 3 of 
this report, relate the 1 percent dynamic linearity and intermodulation components as described. 
for all n >l. Thus, if a single pure sine wave 
Aside from the design plan deviations listed, the F. M. Receiver playback and record 
system was modified to utilize the predetection playback and record down-converter and up- 
converter provided in the P. M. Receiver. This arrangement avoided duplication of hardware. 
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5 !  2.5 LINEAR S/N SUMMER 
The Linear S/N Summer was fabricated and tested during Phase I of the RF Test Con- 
sole project. Results of the Phase I tests were reported in the Phase I Final Report, Ap- 
pendices B and C, "Linear Signal/Noise Summer" and "Linear Signal/Noise Spectral Density 
Test". The Signal/Noise Summer specifications and test results are repeated in this report. 
The S/N Summer Specifications are listed in Table 2.5.1 and a block diagram is shown 
in figure 2.5.1. 
The Phase I test results indicated that the unit's noise amplifier response is sensitive 
to ambient temperature variations. Therefore, in Phase 11, the noise amplifier and noise 
filter were packaged in an oven. Further, the other Summer components were mounted in 
one of the Test Console cabinets. 
The Phase I1 activity included retuning the noise amplifier at the oven temperature and 
measurement of the amplifier response as a function of AGC control current at rated oven 
temperatures. The wideband and narrow band noise filter 3 db bandwidths were accurately 
measured. Further, the maximum Summer carrier and noise power output levels were 
measured as a function of carrier input from the transmitters. The results of the Phase I1 
test activity are included in Section 3.4 of th i s  report. 
Table 2.5.1. Linear Signal/Noise Summer Specifications 
1. S/N Dynamic Range 0 to 100 db (+30 db to -70 db) 
2. Absolute Accuracy f .  3 db over 4 Hour Period 
3. S/N Ratio Repeatability 
4. Precision Noise and Signal Attenuators 
f. 05 db over 4 Hour Period 
Resolution of 0. 1 db with *O. 1 db 
uncertainty 
5. Power Monitor 
6. Noise Power Stability 
7. Noise Bandwidth 
8. Noise Amplitude 
9. Noise Power Spectral Density 
Resolution better than .05 db with f .  1 db 
uncertainty 
Resolution of 0.1  db with f O . 1  db 
uncertainty 
46 to 54 Mc f .  05 db 
Linear up to 5 ITVRMS 
Constant within f. 05 db from 48 Mc to 
52 Mc 
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Figure 2 .5 .1 .  Block Diagram Signal/Noise Summer 
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2.6 PHASE NOISE AND TEST INSTRUMENTATION 
Figure 2.6 .1  is a simplified block diagram of the Phase Noise and Test instrumentation. 
The narrow band I-F amplifier is specified to exhibit the same amplitude and phase charac- 
teristics as the P.M. Receiver narrow band I-F amplifier. The Phase Shifter is specified 
to operate at 10 Mc and to provide a continuously variable phase shift from 0 to 360 degrees 
with a calibrated dial accurate to within k l  degree over this range. 
The original specification and block diagram described in detail the hardware required 
to limit and linearily phase compare the 10 Mc reference and the 10 Mc carrier contaminated 
with VCO phase noise. However, as shown in figure 2.6.1, the system was considerably 
improved and simplified by substituting the Hewlett Packard Vector Voltmeter for most of 
the hardware originally planned. Briefly, this device samples both the 10 Mc reference and 
10 Mc spectrum and provides audio (20 Kc outputs that retain the original 10 Mc phase and 
amplitude information well beyond the 2 Kc bandwidth of the narrow band I-F amplifier. The 
obvious advantage of this technique is that the 10 Mc signals are linearily phased detected at 
20 Kc rather than 10 Mc. Further, the 20 Kc linear phase detector (set, reset, flip flop) 
exhibits a linear transfer of output voltage to input phase over a range that extends from 
nearly -n to +n. The latter advantage precludes the binary dividers (before the phase 
detector) originally planned. 
In summary, the portion of the original specification that is pertinent includes the 
linearity and range of the 20 Kc linear phase detector. This characteristic is outlined in 
Section 3.5 of this report. 
In addition to comniercial test equipment, a means of measuring the P. M. Transmitter 
carrier suppression is provided and is outlined in figure 2.6.1. This system includes a 50 MC 
precision phase shifter with the same characteristics as the 10 Mc unit outlined earlier. The 
carrier component is converted to a D. C. voltage and the polarity of the carrier is retained 
by the coherent detector enabling the system operator to accurately compare the D. C. output 
to the normalized Bessel carrier coefficient. 
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Figure 2.6 .1 .  Block Diagram Phase Noise Instrumentation 
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3.0 TECHNICAL DE$CRIPTI~N AND CORRELATION OF 
DESIGN PLAN AND PERFORMANCE 
Section two of this report included a brief review of each Subsystem design plan out- 
lined in Phase I. Deviations from the design plan were summarized and the contractual 
specifications listed. This section of the report includes detailed deviations from the design 
plan, design data and test results. 
3.1  FREQUENCY SYNTHESIZERS 
The basic synthesizer modules are common to both the transmitter and receiver 
frequency synthesizers. For  example, the basic transistor multiplier is used in both sub- 
systems. Hence, the design details are listed once; however, all test data is included. 
3.1.1 Transmitter Frequency Synthesizer 
Figure 3.2.1.1 presents a block diagram of the Transmitter Frequency Synthesizer. 
The logic of the synthesizer has been modified from the Phase I design plan as follows: 
1. The 65 and 55 Mc references for predetection record and playback have been 
deleted. The reference frequency was changed to 45 Me and is generated in the 
receiver synthesizer . 
The F. M. Transmitter reference frequency was changed from 12.5 Mc to 97.66 
Kc. 
2. 
3. The P. M. Transmitter 350 Mc reference was added, This reference is mixed 
with the 400 Mc VCO output to form the 50 Mc transmitter carrier. This change 
was made to utilize a 400 Mc VCO which permitted greater linearity and larger 
gain Lolt  cycles_ sec] to be realized. 
4. Originally seven phase lock filters were planned, However, one unit proved 
adequate by simultaneously switching both the crystals and the reference fre - 
q uency . 
5. The Phase Noise Instrumentation reference was changed from 1 Kc to 1 Mc. 
This modification was necessary in order to use an improved bi-phase-modulator. 
The P. M. Transmitter 12.5 Mc reference is generated by dividing 25 Mc by two. 
This technique avoids the mixing problems of the original system included in the 
design plan. 
6. 
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* I  3.1 .1 .1  Transmitter Frequency Synthesizer Module Design. 
This section includes module design considerations applicable to the transmitter 
synthesizer. One of the more important frequency standard parameters is the resonator Q. 
This must be of sufficient magnitude to yield a stability d 2 .8  parts in 10" referenced to a 
1 sec. integration time. The short term frequency stability is determined by noise gener- 
ated in the oscillator. 
There are two principal sources of crystal oscillator phase noise or short term 
For 
instability: the crystal and the sustaining circuit. The equivalent circuit of a crystal is either 
a series resonant circuit or parallel resonant circuit depending on the crystal load. 
either case, the circuit resistance can be represented by a series resistance which consti- 
tutes the crystal's equivalent noise resistance. The short term inatability attributed to the 
resultant noise is expressed by equation 1. 
EN = Noise voltage 
ES = Signal voltage developed across the crystal terminals 
= Oscillator frequency 
fO  
7 = Averaging time 
or 
= 4KTB 2 'NOISE = 
Req . 
EN = J4KTBReq 
B =  - fo  
4 
(3) 
(4) 
(5) 
P signal = Signal power dissipated in crystal equivalent series resistance 
B = crystal bandwidth 
K = Boltzman's constant 
3-2 
T = absolute temperature 
= crystal equivalent series resistance *eq 
0 = crystal storage factor 
From equation 7, the short term instability is inversely proportional to the averaging time. 
Further, a short term stable oscillator must have a large Q and signal drive power. However, 
higher frequency crystals have a lower Q, therefore the produce of fo  Q is more meaningful. 
A Bliley BG93A fundamental 1 Mc crystal with the following characteristics was used: 
Q = (3) lo4 
+6 f, = (1) 10 
P = (10) 
T = 350'K oven temperature 
- A t  = JW = 1 . 6 ~ 1 0 -  13
7 T f 
Figure 3.1.1.1.1 indicates a plot of A f 
the theoretical limit of short term stability of the oscillator as established by the crystal. 
as a function Of the averaging t ime,7 . This is - 
The oscillator sustaining circuit degrades the theoretical performance of the 
crystal. The major sources d sustaining circuit noise are as follows: 
l/f noise of the transistors 
power supply ripple 
stray magnetic fields 
vibration 
loading effects 
temperature regulation of the crystal and associated oscillator circuitry. 
The latter fault is not usually a problem in dealing with short term stability (long 
term stability is another matter); however, as outlined earlier, an averaging time beyond 
10 seconds is meaningful for 2 BLO or  3.0 cps. Therefore, temperature variations over a 
10 second period within the proportionally temperature controlled oven are important. 
The reference oscillator sustaining circuit designed is of the form indicated in 
figure 3.1.1.1.2. 
El = I Z1 + (I + b) Z2 (13) 
provided Z1 < < rb the transistor input impedance. The transistor emitter base voltage is 
I Z1, the base current I Zl/rb, and the emitter current becomes: 
B I Z1 
%=r, (14) 
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Figure 3.1.1.1.1. Oscillator Characteristic Af  V s  7 -
f 
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Figure 3. 1. 1. 1.2. Simplified Clapp Oscillator 
Substituting equation (14) in (13) 
B I ZI 
rb 
- z2 El = IZ1 + IZ2 + 
The input impedance becomes: 
zlz2 ZIN = = Z1 + Z2 + - B 
'b 
- I 
If Z1 and Z2 are capacitors, equation (16) becomes: 
zm = - j X c  -1 Xc + - B (-j Xc ) (-jXc ) 
1 2 1 2 'b 
-jx - 3 x x 
c2 
- Zm =-jx 
'b c1 c2 
Typical circuit values are: B = 50, rb = 500, Xc = -jlO, Xc2 =-jl00. The latter term 
af equation (18) represents the negative resistance generated by the sustaining circuit. A 
crystal (in this case almost series resonant) connected across the input terminals af the 
sustaining circuit is shown in the equivalent circuit of figure 3. 1. 1. 1.3. 
1 
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Figure 3.1. 1. 1. 3. Equivalent Circuit of Crystal and Sustaining Circuit 
If the negative resitance of the sustaining circuit is greater than the series resistance of the 
crystal, the circuit is oscillatory at the crystal's resonant frequency modified by Xc 
connected in series with the crystal to cancel the detuning of Xc an& 
and 
1 . An inductance whose susceptance cancels the susceptance of X and Xc is 
xc2 2 
1 c2' 
The sustaining circuit of a precision oscillator is gain controlled such that the 
forward gain is linear over the complete cycle of the sinusoid. This is essential as changes 
in the active devices of the sustaining circuit are never completely decoupled from the 
crystal. Further, the loop gain control accurately establishes the crystal drive power. A 
simplified diagram of this system is shown in figure 3.1.1.1.4. 
The system is organized such that a portionof the RF output is rectified, filtered 
and compared against a reference. The resulting D. C. er ror  controls the crystal drive level 
by modifying the bias point of the sustaining circuit. Unfortunately, transistor input and output 
admittances are a function of bias (base current). Further the oscillator stability is slightly 
modified by changes in the sustaining circuit admittances. The system is improved if the 
AGC system changes the AC loop gain without changing transistor bias levels. A simplified 
\ schematic of the reference oscillator is given in figure 3. 1. 1. 1.5. 
* I  
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Flgure 3.1.1. 1.4. Simplified Diagram of Oscillator and AGC System 
Figure 3.1.1.1.5. Simplified Reference Oscillator 
This arrangement is essentially the same as outlined in figure 3.1.1.1.2 and 
described by equations (13) through (18). The following modifications are noted: (1) three 
emitter followers provide increased forward gain (B1B2B3) and high input impedance, (2) the 
crystal is operated slightly off series resonance and its equivalent circuit is a large inductance 
in series with a small resistor. A thermistor (RT) regulates the AC loop gain and crystal 
drive without modifying transistor bias levels. Low noise high frequency transistors minimize 
sustaining circuit noise. The emitter followers are inherently gain stabilized and resistant 
to power supply ripple. 
The voltage developed across the crystal (ES) is relatively large, 2 volts p to p. 
As shown by equation (l), - Af is inversely proportional to ES. Further, the crystal heating 
is acceptable as the principal part of ES is developed across Leq, figure 3.1.1. 1.5. f 
The sustaining circuit provides low output impedance; however, three additional 
output buffers are provided to further isolate the load from the oscillator. The crystal and 
sustaining circuit are packaged in a proportionally temperature controlled oven whose 
temperature is regulated at the crystal turning point. This oven in turn is housed in a 
larger oven although the outer oven is not heated. Since the long term stability requirement 
is not particularly stringent, it can be met without proportional heat applied to the outer oven. 
The reference for the servo system controlling the temperature of the inner oven 
is obtained from a 10 Kc oscillator. This oscillator couples energy into the 1 Mc output 
from the frequency standard. The result is that some mixing between the 1 Mc and 10 Kc 
takes place in the oscillator buffer amplifiers producing 10 Kc sidebands about 1 Mc. These 
sidebands a re  on the order of 80 db. below the desired 1 Mc output. A crystal filter 
with a 3 Kc bandwidth was used to further attenuate these sidebands. The filter was  inserted 
in code 505 although it could have been placed anywhere in the multiplier chain. The code 
505 module input was selected for the filter location because a XTAL filter was  readily 
available. 
Standard frequency multipliers (codes 505, 508, and 509) eiiiploy standard transistor 
amplifiers that are overdriven. The collector current is rich in  harmonics of the input fre- 
quency. The collector circuit is tuned to the desired harmonic. 
The heart of such a frequency multiplier is the collector tuned circuit or  coupling 
circuit. Each multiplier includes two coupling circuits. The coupling circuit used is shown 
in figure 3. 1. 1. 1.6. 
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Figure 3.1. 1.1.6. Frequency Multiplier Coupling Circuit 
1 The frequency response of this coupling network is given by equation 19 
e2 (f) = - 
1 e 
+1 
In this express.m,fo .J the center frequency of the tuned circuit, Q is th- loaded Q of the 
inductors, K is the coefficient of coupling (K = c,/c,), and f is frequency. If 
replaced by S, and 2i7 f, is replaced by Wo then, 
2 n (f-f,) is 
e2 (S) = 
el S2 + + 1. This will  be (20) 
- 
recognized as the reeponse of a 2 pole Butterworth,F(S) = 1 where 
S2 + - 2 c s  + 1  
-2 
wn wn 
1. Reference Data for Radio Engineers (page 242, Fourth Edition) 
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Wn =I- and f = l/,/- the response is maximally flat for 
2Q 
KQ = 1. With this value of KQ the 3 db bandwidth is given by BWQdb =pf0 /Q.  For the 
standard multipliers the loaded Q of the inductors is about 25. Thus it will be seen that the 
ratio of the capacitors is K = c1/c2 
f /25. For the 1 to 5 Mc multiplier the bandwidth of each coupling network is: BW3db=( (x x lo6)/,, = 282 Kc. Each frequency multiplier includes two cascaded coupling networks 
plus an output matching network. The resultant rejection of multiples of the input frequency 
for  each multiplier is listed in section 3. 1. 1.2 of this report. 
= 1/20. The bandwidth then is given by BW,=n 
The 50 Mc to 350 Mc multiplier (code 512) utilizes a step recovery diode as a harmonic 
generator. The diode is driven from a Class A amplifier and loaded with a 350 Mc bandpass 
2 
filter. The step recovery diode (see figure 3.1.1.1.7) has been analyzed by Krakaner , 
portions of his analysis are listed as follows: 
Figure 3.1.1.1.7. Step Recovery Diode Frequency Multiplier Waveforms 
I 
2 Harmonic Generation, Rectification and Lifetime Evaluation with the Step Recovery Diode. 
Proceedings of the IEEE, pp. 1665-1676, July 1962. 
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The diode current is given by 
J W T  Cn e n  o 
For large n (n=7 in this case), 
b i n  (Q - B) - sin Q I - sin (' + B) - sin The quantity E 'n - n 1 
RC 
is the magnitude of the peak current conduction in the reverse direction. The advantage of 
using such a diode can be seen upon examining Cn. For the step recovery diode, Cn decreases 
2 as l/n while for other types of harmonic generators Cn decreases as l/n . The only known 
exception is the varactor diode. However, multiplication by seven with a varactor diode re- 
quires extremely complicated circuitry. Also, varactor multipliers are subject to instabilities 
resulting from non-linear resonance phenomena. Divider modules (codes 501 and 510) utilize 
available integrated circuit flip-flops with the exception of the high frequency divider (+ 2) in 
code 510. The fastest integrated circuit flip flops available were used to minimize time jitter. 
3. 1. 1.2 Test Results 
The principal transmitter frequency synthesizer test results include the frequency 
standard's long, medium and short term stability and the frequency multiplier% relative 
spurious outputs. The test results of the former parameters are summarized in Table 
3.1.1.2. 1. The data includes the behavior of both the transmitter frequency standard and the 
P. M. Receiver Reference oscillator. The test system utilized to measure the data listed is 
discussed in Section 3.2 of this repart. 
Table 3. 1. 1.2.1. Transmitter/Receiver Oscillator 
-10 
Stability Test Data. 
- 4 f (1 minute) 2.3 parts in 10 
f O  
- D f (4 hours) 
1 
0 
I 
RMS 
Phase Noise 
4.5 parts in 1i9 
0.25' (2BLo=3 CPS) 
The transmitter oscillator is tunable f 13 cpe at 1 Mc. When multiplied to 50 Mc 
the frequency variation is 4 5 0  cps. 
50 Mc. 
The specification requires *500 cps variation at 
Table 3.1.1.2.2 lists the spurious outputs of the transmitter frequency synthesizer 
multipliers relative to the desired outputs. 
i 
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Table 3. 1. 1.2.2. Transmitter Frequency Synthesizer Multipliers' 
Relative Spurious Levels 
Code 505 (5-25 Mc) Code 508 (1-5 Mc) 
Frequency (Mc) Attenuation (db) Frequency (Mc) Attenuation (Db) 
5 68 1 87 
10 70 2 90 
15 60 3 90 
20 68 4 90 
25 0 5 0 
30 84 6 90 
35 100 7 90 
40 100 8 90 
45 100 9 90 
50 74 10 63 
75 93 15 90 
100 100 20 90 
25 90 
Code 512 (50-350 Mc) Code 509 (25-50 Mc) 
Frequency (Mc) 
25 
50 
75 
100 
125 
150 
175 
200 
Attenuation (Db) 
55 
0 
94 
86 
100 
100 
100 
100 
Frequency (Mc) 
50 
100 
150 
200 
250 
300 
350 
400 
Attenuation (Db) 
60 
70 
70 
70 
70 
70 
0 
70 
3. 1.2 Receiver Frequency Synthesizer 
Figure 2.2.2.1 presents the Receiver Frequency Synthesizer block diagram. The 
following changes were made as contrasted with the Phase I Design Plan. The frequency of 
the reference oscillator was changed from 1 Mc to 5 Mc. This change deleted a 1 to 5 Mc 
frequency multiplier. Further, a commercial 5 Mc oscillator (General Radio Type 115-B) 
with suitable short and long term stability was available. The center frequency of this 
oscillator can be varied approximately one half cps; however, there is no practical 
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' i  reason for  a larger variation since the transmitter standard and P. M. Receiver xtal VCO are 
variable at least *500 cps (at the carrier frequency). In addition to this change, the 40 Mc 
output originally planned (for predetection record and playback) was changed to 45 Mc. The 
latter change simplified the predetection up and down conversion. 
3.1.2.1 Receiver Frequency Synthesizer Module Design. 
The receiver synthesizer design makes use of the basic frequency multiplier dis- 
cussed earlier. The input and output frequencies differ slightly; however, the harmonic gen- 
eration and interstage filtering is identical to the system described in Section 3. 1. 1. The 
distribution amplifiers utilized in the receiver synthesizer are simple feedback pairs in which 
the narrow band output networks match the 50 ohm coaxial lines with the 150 ohm amplifier 
source impedance. 
3.1.2.2 Test Results 
The principal receiver synthesizer test results include the frequency multiplier 
spurious levels relative to the proper output frequency. This data is listed in Table 3. 1.2.2. 1. 
The short and long term behavior of the synthesizer oscillator contribute to the P. M. 
Subsystem data discussed in Section 3.2. 
Table 3. 1.2.2. 1. Receiver Frequency Synthesizer Multipliers' 
Relative Spurious Levels 
Code 502 (5-10 Mc) Code 503 (5-15 Mc) 
Frequency (Mc) Attenuation (Db) Frequency (Mc) Attenuation @b) 
5 
10 
15 
20 
25 
30 
35 
40 
55 
0 
94 
86 
100 
100 
100 
100 
5 
10 
15 
20 
25 
30 
35 
40 
78 
85 
0 
80 
100 
65 
100 
100 
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Table 3.1.2.2. 1. Receiver Frequency Synthesizer Multipliers? 
Relative Spurious Levels (Continued) 
Code 506 (15-45 Mc) 
Frequency (Mc) Attenuation @b) 
15 57 
30 120 
45 0 
60 130 
75 1 02 
90 78 
105 113 
3.2 P. M. SUBSYSTEM 
The P. M. Subsystem description and design plan were reviewed in Section 2.3. The 
following section correlates the P. M. Subsystem specifications and test results. Figure 3.2.1, 
3.2.2, and 3.2.3 indicate the P. M. Subsystem frequency stability test set and test results. 
As shown, the frequency stability was  determined by measuring the phase drift between the 
transmitter and receiver reference oscillators. Although the specification pertains to each 
individual oscillator, one may argue that if the two oscillators are compared and the result- 
ing frequency stability is within the specification, each unit will  meet the specification. 
Further, the oscillators are tested as used in the system and the combined error  is more 
meaningful than a comparison of each individual oscillator with a third standard. 
Figure 3.2.3A indicates the phase drift of the two oscillators taken over a three hour 
period. The test was made during the evening when the transients on the primary power 
lines were minimum. Figure 3.2.3B shows the oscillators? relative phase drift over a five 
hour period during a typical working day. Figure 3.2.2A indicates the oscillator's relative 
phase drift referenced to 1 minute time periods. The data was taken during the evening 
while figure 3.2.2B shows data taken during a typical working period. As shown, the two 
oscillators exhibit a one minute stability of 2 . 3  parts in 10-l' and a four hour stability of 
4.5 parts in 
The P. M. Transmitter Receiver pair phase stability specification is listed in table 2.3 .1  
as one degree RMS in 2 Blo d 3.0 cps. Initially,verification of 2 Blo of 3 .0  cps was  
necessary. The verification was  accomplished as shown in figure 3.2.4. Initially, the 
limiter suppression was simulated by attenuating the carrier  tracking loop phase detector 
signal input. The loop bandwidth was measured by frequency modulating the Hewlett Packard 
i 
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Figure 3.2.1. P. M Subsystem Frequency Stability Test System 
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Figure 3.2.2. Frequency Stability Test Results (1 thinute) 
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Figure 3.2.3. Frequency Stability Tests Results (4 hours) 
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Figure 3.2.4. P. M, Subsystem Phase Stability Test System 
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Frequency Synthesizer whose output provided the receiver carrier. The phase of the loop 
error  response (1-H ( 8 ) )  was  examined by driving the horizonal and vertical scope inputs 
3 with the loop error,  e(s), and the modulating frequency fm. It has been shown that the 
phase relationship between fm and fo is 180' when fo equals fm. After verification of fo, the 
P. M. modulator was connected to the receiver and the carrier tracking loop unlocked. The 
resulting beat note was measured with a true RMS Voltmeter. The loop was  locked and the 
resulting noise measured. The data shown by figure 3.2.5 indicates that the system residual 
phase jitter is 0.25 degrees measured in 2Blo ofe3.0 cps. 
The P. M. Subsystem Fidelity specification listed in table 2.3.1 can be interpreted to 
refer to the transmitter spectrum and the relationship between spurious sidebands and the 
modulated carrier. It was  considered more meaningful to apply the specification to the 
transmitter/receiver pair by comparing in-band intermodulation products relative to either 
of two equal tones measured at the receiver output, as the two tones are applied to the 
P. M. modulator. This technique provides a measure of the transmitterheceiver pair fidelity. 
In normal operation, the receiver phase demodulator is a non-linear sinusoidal phase detector. 
The non linearity of this unit masks the system non-linearities; therefore, a linear flip flop 
phase detector was used as the demodulator as shown in figure 3.2.6. The worst case 
intermodulation products are listed in figure 3.2.6 for various modulation indices and tone 
frequencies. Figure 3.2.7 shows the harmonic content of the tone generators used. No 
doubt the tone generators' spurious contributes to the measured system intermodulation. 
The data indicates that the intermodulation is worst at higher baseband frequencies. This is 
expected for two reasons. The non-linearity of the P. M. Modulator phase detector is 
corrected by loop feedback. However, the correction is a function of frequency; hence 
the correction is minimum at the loop cut off frequency. Secondly, the P. M. Modulator closed 
loop transfer function of output phase to input baseband was synthesized to approximate a 
four pole Butterworth response. The Butterworth response exhibits a non-linear phase 
response near the loop cut off frequency. 
9.2.1 P. M. Modulator 
The pertinent P. M. Modulator specifications have been listed earlier in this  report. 
A principal specification dictates the amplitude response of the modulator's transfer function 
of output phase deviation as a function of baseband input [*(') , Therefore, a Butter- 
worth response was  utilized yielding a maximally flat ampl i tae  response (although a maximally 
flat group delay constitutes a reasonable choice under different circumstances). However, 
3 ,  Reference: JPL TECHNICAL MEMO TM3341-64-2, 220ct. 1964. By F. J. Charles 
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Figure 3.2.5. P. M. Subsystem Phase Skability Test Results 
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Figure 3.2.6. P. M. Subsystem Fidelity Test System 
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Figure 3.2.7. P. M. Subsystem Fidelity Test System Tone Generator 
Characteristics 
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in a practical sense the overall modulator bandwidth (compatible with the amplitude response 
spec. ) was minimized to lessen the influence of loop transport lag, The latter tactic dictates 
a higher order Elutterworth Synthesis. 
3.2.1.1 Theoretical Considerations 
The simplified block diagram of the locked oscillator phase modulator is shown 
in figure 3.2.1.1. The linear phase model of the loop is presented in figure 3.2.1.2. As 
shown in the diagrams the basebsnd input is injected into the loop in summatian with the 
error voltage. The second loop input 8, is a phase stable reference derived from the trans- 
mitter frequency synthesizer. The behavior of the VCO output phase,A eo, a8 a function of 
the baseband input, Vm, is: 
where 
Ka Kvco - F(s) 
1+Ka Km Kvco F(s) 
S 
G 3  -( 8 )  = Vm 
LetKv = KaKd Kvco 
N 
r 1 
L J 
N CM be con6idersd a conBta.nt, independent ob frequency. 
Figure 3.2.1.1. Simplified Block Diagram, Locked Oscillator 
Phase Modulator 
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Figure 3.2.1.2. Linear Phase Model, Locked Oscillator 
Therefore, the closed loop transfer function,AQo 
filter. The loop gain and loop filter can be de@hed such that the relationship*$ 
exhibits either a Butterworth or  Bessel response. The order af the response isVefljltablished 
by the proper choice a€ Kv and F(s). The technique is illustrated by the following 3 pole 
Butterworth synthesis: 
Phase Modulator 
is determined by the loop gain and loop 
- 4 s )  
-(s) 
The three pole Butterworth response is characterized in the S plane by 3 poles 
equally Spaced on a semicircle. 
is the cut off (3 DB) frequency. However, the open loop pole distribution exhibits a pole at 
the origin plus a complex pole pair contributed by the loop filter. The synthesis technique 
provides the proper loop gain such that the open loop poles terminate on the semicircle when 
the loop is closed. The root locus diagram illustrated in figure 3.2.1.3 displays this important 
feature. 
The intersection of the semicircle and the jW axis 
Mathematically, the closed loop response shown in figure 3.2.1.3 is described 
by equation (24). 
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i Figure 3.2. 1. 3. Root Locus Diagram 3 Pole Butterworth Synthesis 
The loop filter's transfer function is (as suggested by Figure 9.2.1.3): 
Subrtituting equation (25) in equation (23), it becomer a aimple matter to write the 
clored loop trmater function in term8 of open loop parametera. The exprearion indicated 
by equation (26) rerultr: 
r 1 
A?(,) I - N 1 
Vm 
no no 
II L 
N Equating equations (24) and (26) (recalling that - ir a simple constant) results % in the following: 
(27) 
s3 2Eo 2 s + I  = - 2 + , r S  +- 
n v no v no KV 
" i  
i 
Equating the coefficients of like powers of S and solving for the open loop parameters 
in terms of the closed loop resonant frequency and damping: 
Kv = Wn = wn - 
2 
-- 
2f+l  
2E+l = v wno = wn wn 
The values d Wn (and the order of the synthesized closed loop response) uniquely 
determine the open loop parameters. The cut off frequency Wn is selected such that the 
amplitude response at the upper bound of the baseband spectrum is within the specification. 
However, the upper bound of the baseband frequency must be much less than the loop 
reference frequency, fr, to permit the loop filter to discriminate between the baseband and 
the reference frequency. The latter consideration influences the choice of the loop order and 
compression factor N. 
The previous explanation is intended to clearly outline the synthesis technique. In 
a practical sense, the modulator built and tested was  synthesized to exhibit a fourth order 
Butterworth response. This precaution was  required to minimize the value of Wn and 
diminish the influence of loop transport lag and still meet the passband speclfication. The 
fourth order Butterworth synthesis is a simple extension of the technique outlined earlier 
and is listed as follows: 
The Root Locus Diagram of the fourth order Butterworth is shown in figure 3.2.1.4. 
Mathematically, the closed loop response shown in figure 3.2. 1.4 is described by 
equation 31. 
Fc(s) = 1 
($2 - 
The damping coefficients are defined as follows: 
e = COS Q1 = 0.924 
E = COS Q2 = 0.383 
(32) 
(33) 
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Figure 3.2.1.4, Root Locus Diagram 4 Pole Butterworth Synthesis 
Substituting equation (32) and (33) in (31) and expanding,the desired closed loop 
transfer function becomes: 
Fc(s) = 1 (34) 
n 
The loop filter'e transfer function is suggested by figure 3.2.1.4 as: 
Substituting equation (36) in equation (23) the closed loop transfer function is 
expressed in terms of the open loop parameters. The following expression results: 
3-27 
Expanding equation (36) and equating to equation (34) the following results: 
c -l I- 1 
s4 +A I+-o+yJ 2€0 s3 +eb +TI 2fo s2 + q + 1 =  s 
no Kv w1 wno2 ne 
S4 2.614 3 3.42s2 +2.614 +1 
wn +TS +wz wn4 n n (37) 
Equating the coefficients of like powers of S, the open loop parameters are solved 
in terms of the closed loop cut off frequency and damping coefficients as follows: 
w1 = 1.53wn (38) 
Wno = 1.32 Wn 
Kv = Wn 
Eo = 0.422 
2 m  
3.2.1.1.2 Loop Transport Lag 
The loop time delay or transport lag limits the achievable loop bandwidth. The 
larger the value of Wn (cut off frequency) the greater the influence of transport lag. Its 
effect, as a function of Wn, is observed as increased closed loop peaking and in the limit 
instability. The influence of time lag in the loop forward and feedback paths is examined 
in the following paragraphs. 
I 
I' 
Figure 3.2.1.5. Linearized Phase Model With Transport Lag 
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The transfer function is developed in detail as follows: 
and 
The nodel equation at the second summing point is: 
vm - VR = E  
E =  00 
E o G - T d S  8 F(s) .$ 
Substituting this in equation (44) gives 
Solving for 
For a 4-pole response 
F(s) = 1 
no 
(42) 
(43) 
Substituting F(s) into equation (48) and rearranging to the standard format gives 
where: 
'v = %eo 5 KA 
N 
9-20 
From the above equation it can be seen that it is the total delay r'+ T2> that affects 
the loop stability and the amplitude response. The feedback delay?', in the numerator pro- 
duces a frequency varying phase shift from input to output but does not change the amplitude d 
of the transfer function. Since it is the denominator ob the transfer function that determines 
the stability and amplitude response, the denominator was  evaluated on a computer to determine 
the effects ob various time delays r l + T 2 )  for a 4 pole Butterworth response with a cut off 
frequency of 2 . 0  Mc. Results of this study are shown in figure 3.2.1.6. 
A similar analysis was  made for a 3 pole Butterworth response with a cut off 
frequency of 2.5 Me. The results of that exercise are shown in figure 3.2.1.7.  
It should be noted that the 3 pole case requires a 3 db bandwidth of 2.5 Mc and the 
4 pole case requires a 3 db bandwidth of2.OMc to achieve the specified amplitude response. 
Since delay is a linear function of frequency, the wider bandwidth closed loop must have a 
smaller delay in order to achieve the necessary characteristics. It is estimated that the 
4 pole Butterworth synthesis can tolerate 15 nsec. delay and the 3 pole system, 10 nsec. before 
the resulting peaking forces the amplitude response out of spec. For this reason, the Phase 
Modulator was  designed to exhibit the 4 pole Butterworth response. 
Figure 3.2.1.6.  4 Pole Response With Time Delay (T l+T2)  
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PARAMETER 
wn 
wno 
f 
0 
KV 
IKA 
Kvco 
KD 
N 
'm 
Figure 3.2.1.7. 3 Pole Response With Time Delay (T1+T2) 
Nomenclature 
DIMENSION 
Radian/Sec 
Radian/Sec 
1/Sec 
volts/volts 
Volts/F?adian 
Radians/volt 
Volts 
DEFINITION 
Closed Loop 
Cutoff Frequency 
Complex Pair 
Open Loop 
Cutaff Frequency 
Damping factor 
of complex pole 
pair. 
Loop Gain Constant 
Amplifier Gain 
vco Gain 
Phase Detector 
Gain 
Counter Division 
Ratio 
Baseband input 
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Nomenclature (Continued) 
DIMENSION 
Radians 
PARAMETER 
OO 
'r 
w1 
Radians 
Radians/Sec 
DEFINITION 
Phase Output 
Deviation 
Reference Phase 
Real pole 
3.2.1.2 Modulator Design and Test Results 
During the Phase I effort the Phase Locked Phase Modulator was analyzed and 
limited experimental effort was expended. However, the modulator was essentially a new 
device and the fabrication was performed in a conservative, logical sequence. Initially a 3 
pole Butterworth response was built, with a cut off frequency (f ) of 200 Kc. This initial de- 
sign minimized the influence of transport lag and allowed the designer to "separate the 
variables. 'I Further, the initial design proved the analysis to be valid and provided a basis 
for the final modulator. 
n 
The 3 pole Butterworth synthesis for a cut off frequency of 200 Kc is listed as 
follows : 
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n +5 W = -= 6.280 10 l/sec 
W 
v 2  
= W = 1.78 rad/sec (52) wno n 
Eo= 1 - = 0.707 w 
The loop filter is of the form: 
G =  1 
s + l  S2 + -  2fO 
(SI 
- 
wno2 wn0 
(53) 
(54) 
The loop filter diagram normalized to one ohm and one radian is listed as follows: 
a&= I L= 4m 
I I 0 
Figure 3.2.1.2.1. Normalized Loop Filter, 3 Pole Butterworth Synthesis 
Figure 3.2.1.2.2 presents the experimental data achieved for the 3 Pole Butter- 
worth synthesis. 
The loop bandwidth waa extended to 500 Kc to experimentally examine the influence 
of transport lag and the loop amplifier pole. The latter unavoidable pole wm initially 
established at a much higher frequency than the loop cut off frequency and its influence was 
negligible, However, for a wider bandloop, the loop amplifier gain must be larger and 
practical limitations on the amplifier gain bandwidth product force the amplifier pole to a 
lower frequency such that its influence is no longer negligible, Therefore, two loop 
amplifiers were cascaded to reduce the gain contribution of each and maximise each 
amplifier's bandwidth. The BOO Kc, 3 Pole Synthesis was mechanized whereby the two loop 
amplifiers contributed a double pole at 6 Mc. Figure 3.2.1.2.3 indicates the resulting 
response whereby the amplifiers * poles introduce peaking. 
1 
At this point in the Modulator development the tactics were modified. Rather than 
attempting to make the loop amplifier bandwidth much larger than the loop cut off frequency, 
it was  decided to allow the loop amplifier to contribute a real pole in the synthesis and 
accept the corresponding gain. The Burr Brown Model 1510 operational amplifier was  
selected as the loop amplifier for the followi 
octave roll off closed loop transfer function, 
product and suitable power capability, Furth 
are as good as, or better than, comparable units. 
, It exhibits a well behaved 6 db/ 
with s ta ted- the- ar t  gain bandwidth 
lifierts drift and noise characteristics 
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Figure 3.2.1.2.2. Closed Loop Response - 200Kc Bandwidth 
3 Pole Butterworth 
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Figure 3.2.1.2.3. Closed Loop Response - 500 ICc Bandwidth 
3 Pole Butterworth 
3-96 
The loop synthesis was  changed to a 4 Pole Butterworth to accommodate the loop 
amplifier's real pole and reduce the effects of transport lag as outlined previously. 
The modified loop amplifier application resulted in a fixed amplifier gain and, 
unfortunately, insufficient loop gain to satisfy the 4 Pole Butterworth synthesis. The phase 
detector loop gain contribution was  maximum; therefore, the VCO gain constituted the 
remaining variable available to the designer. Initially, the VCO center frequency was 
designed at the 50 Mc carrier frequency. However, the unit's gain constant and linearity 
were marginal. Therefore, the VCO was  redesigned at 400 Mc and its output mixed with 
350 Mc (derived from the transmitter frequency synthesizer) to achieve the 50 Mc carrier. 
This modification resulted in a larger VCO gain constant and improved linearity. The 
latter characteristic is self evident if one considers that the ratio of peak frequency deviation 
to center frequency is less at 400 Mc than at 50 Mc. Admittedly, the short term stability of 
the system described is degraded by the larger frequency multiplication factor (350 Mc 
reference); however, this disadvantage was accepted in view of the advantages. The 400 Mc 
VCO exhibits a gain constant of 1.8 Mcpolt. 
The 4 Pole Butterworth loop with a 2.0 Mc cut off frequency was  fabricated, 
whereby the loop amplifier and VCO were organized as described. The influence of trans- 
port lag was evident as displayed by peaking in the modulakor amplitude response. The 
transport lag was  minimized by minimizing the physical length of the loop (short cables, etc. ) 
and clocking the feedback dividers with the 50 Mc output from the 50 Mc shaping circuit. 
These efforts yielded a total loop time delay of approximately 30 nanosec. The resulting 
peaking was minimized by reducing the loop gain slightly from the value dictated by the 
synthesis resulting in a cut off frequency less than synthesized. The response of the final 
P. M. Modulator design is shown in figure 3.2.1.2.4. Aside from the difficulties discussed 
the mixer required to down-convert the 400 Mc to the final 50 Mc carrier  contributed its 
problems. The mixer is, of course, inside the loop and its upper sideband output (750 Mc) 
produced variations in the zero crossings of the feedback divider resulting in distortion in 
the recovered baseband. This problem was  solved by including a low pass filter after the 
loop mixer. The filter was  designed to exhibit a linear phase response and f l a t  amplitude 
response in the region 45-55 Mc while contributing 3.5 nanosec. of time lag and at least 40 
db attenuation to the 750 Mc spectrum. These requirements dictated a 3 Pole Butterworth low 
pass filter with a 100 Mc cut off frequency. 
Aside from the frequency response and deviation linearity, the P. M. Modulator 
specifications include a phase deviation capability of 13.0 radians from D. 6. to 500 Kc and 
rtl. 0 radian from D. C. to 1.5 Mc. The modulator design includes a feedback divider which 
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Figure 3.2.1.2.4. Closed Loop Response 4 Pole 
Butterworth 
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compresses the output phase deviation by a factor of four which allows the APC loop to retain 
lock as the output phase traverses lt4 radians. However, a simple test system which relates 
the baseband input voltage to the output phase deviation is outlined in figure 3.2.1.2.5. As 
shown, a tone frequency provides both the transmitter baseband input and the scope horizontal 
sweep. The scope's vertical input is the P. Ivl. Receiver's demodulated output. This simple 
system results in a scope display that traces out the receiver's phase detector S curve as 
a function of the magnitude of the tone generator output. 
In turn the operator can easily relate baseband input voltage to output phase 
deviation. The test system outlined in figure 3.2.1.2.5 indicated that the modulator is 
capable of a peak-to-peak phase modulation of 10 radians. 
I r - L "  77 I 
wl 
Figure 3.2.1.2.5. P. M. Transmitter Phase Deviation Test System 
The R. F. Test Console includes the capability of verifying the modulation index 
by two additional test systems. The first and second carrier  nulls a r e  observed as a function 
of baseband input. The second includes the carrier  suppression test system whereby the 
carrier  component is displayed as a D. 6. voltage (with the polarity of the carrier retained). 
The latter two systems are dependent on the normalized Bessel coefficients as a function of 
the modulation index. 
3.2.1.3 Module Design 
The following section includes a design description of the various P. M. Modulator 
circuits. 
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3.2.1.3. 1 vco 
As outlined earlier, the initial modulator VCO was designed at 50 Mc; however, 
since the unit was not included in the final system, the design is not included. The 400 Mc 
VCO design was based on the following considerations. 
The trmsietor model is written in term d ita Y parruneters in a linear two 
port device 88 shown in figure 3.2.1.3.1. 
3.2.1.3.1 
Figure 3.2.1.3.1. Two Port Network 
il = Y l l e l  + Y12e2 (55) 
i2 = Y21el 4. Y22e2 
A transistor connected in common base and its equivalent two port model is 
shown in figure 3.2. 1.3. 2. 
Figure 3.2.1.3.2. Transistor Common Base Two Port Model 
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The input admittance Yin is: 
It is obvious that if Yl2Y2 1 Zyl1 such that Gin (real part ob Yin) is negative the 
has shown that G. - Cgl lga2-q  (l+cos8d where 1 
g l l  
device is potentially unstable. 
M/8 = yl2yZ1. Consider the case where the two port operatesbetween a load and generator 
such that GA= gll+Gs, GB=g22+Gc The condition for potential instability is GAGB = M/2 
(1 + cos 8). In a practicd manner this means that if the source and load conductance, Gs 
and GL are large, one condition for instability is fulfilled. Further, if the sum of the angles 
+ y ), exceed the angle of y12 y21 the second condition exists for instability; namely, 
the proper phase relationship between output and input. Therefore, if the transistor source 
and load have large conductances and proper susceptances the device is unstable. The 
connection in figure 3.2. 1. 3. 3 fulfills these requirements. 
Of (911 IN 
Figure 3.2. 1. 3. 3. Basic Oscillator Circuit 
A transistor oscillator was designed based on these considerations. The 
collector tuned circuit is a quarter wave shorted line enclosed in a cavity. The line length 
was made variable by an adjustable shorting bar. The oscillator is tunable over the band 
300-500 Mc. The oscillator was  made electronically tunable (VCO), aside from the mechan- 
ical tuning, by connecting a varicap across the quarter wave line. The outputs are taken 
from the cavity by adjustable capacitive probes. The output power is a function of emitter 
current. A coaxial detector was  arranged to measure the oscillator power and an AGC system 
used to level the output power. Figures 3.2.1. 3. 4 and 3.2.1. 3. 5 are  the schematic 
diagram and Af - transfer. 
'm 
r4) "Amplifiers Employing Potentially Unstable Units", By George Bahrs, Doctors Thesis, 
Stanford University, 1956 
3.40 
* 
Figure 3.2.1.9.4. Circuit Diagram 400 Mc VCO 
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Figure 3.2.1.3.5. 400 Mc VCO Characteristics 
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3.2.1.3.3 High Speed Dividers, Linear Phase Detector, and Loop Amplifier 
AB outlined earlier, the Modulator carrier frequency is specified as 50 Mc and 
the peak-to-peak phase deviation is f 4 radians. Further, a phase deviation compression 
factor of 4 is included in the feedback path. The latter precaution constrains the phase 
detector dynamic range to a maximum of i 1 radian, thus allowing operation over the unit's 
most linear region. Aside from this feature,the feedback dividers are required to maintain 
lock at large modulation indices. 
A basic,high speed flip-flop was  developed to serve as both the dividers and 
linear phase detector, The units toggle reliably at 50 Mc with sufficiently fast rise and fall 
times and dwell level times to exhibit a linear sawtooth transfer of output voltage to input 
pulse position. Initially, a non-saturated current mode switching arrangement was con- 
sidered. However, this device exhibits a small voltage swing and the resulting phase detector 
gain constant would be inadequate. Therefore, a more conventional saturated, voltage 
switching flip-flop was designed. The fastest transistors available (2N 3960,ft = 1.6 Gc) and 
hot carrier diodes were used to enhance the speed. Each flip-flop (and phase detector) 
exhibited 6 nanosec. propagation delay and the squaring circuit,10 nanosec. for a total feed- 
back path delay of 28 nanoseconds. However, the squaring circuit and two dividers were 
clocked to avoid the delay of the two dividers (at the expense of adding 2 nanosec. gate delay, 
The logic diagram and truth table of this arrangement is shown in figure 3.2.1.3.2.1, 
This arrangement yielded 18 nanoseconds time delay. Note from the truth table 
' that the delay thru the two counters is used to advantage. Namely, when both counters are 
in the "one" state the - next clock pulse is propogated thru the gate before the counters can 
respond. 
The digital circuity was packaged compactly whereby a solid copper clad ground 
plane served as the mounting surface. This subtle precaution was  an absolute necessity to 
achieve the switching speeds referenced. The flip-flop phase detector transfer is shown in 
figure 3.2. 1. 3.2. 2. 
The loop amplifier was  discussed earlier. Figure 3.2.1.3.2. 3 indicates the 
open loop Bode Diagram of the Burr Brown Model 1510. Although some deviation from a 
6 db/octave roll off is evident (attributed to feed forward compensation) the unit exhibited a 
single pole transfer in closed loop operation. Its closed loop response formed the single 
real pole in the 4 Pole Butterworth synthesis. 
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Figure 3.2. 1. 3.2. 1. P. M. Modulator Counter Logic 
A B C D  
J 0 0  
I 1 0  
1 0 1  
1 1 1  
l o o r  
I I O  
l o 1  
1 1 1  
I O 0 1  
I I O  
3.2.2 P. M. Receiver 
The P. M. Receiver block diagram is shownin figure 3.2 .2 .1  and the principal 
specification are listed in Table 2.3.2.1.  This section of the report correlates the test 
results with the specification. The principal design considerations are included. 
4 
3.2 .2 .1  Input Amplifier (Code 207) 
The input amplifier 3DB bandwidth, amplitude response, phase response and AGC 
range are specified. Aside from the specified parameters, system responsibility was 
assumed for the unit's noise figure, phase shift, and amplitude response variation as a 
function of AGC. The input amplifier's active gain is achieved with two low noise stages and 
a medium power broadband amplifier. The gain control is contributed by passive pin diode 
attenuators staggered between stages. The amplitude and phase response is established by a 
passive linear phase filter. The AGC system described yields minimum carrier phase shift 
and variations in amplitude response as a function of AGC. The input amplifier noise figure 
consideration determines the maximum input signal that can be accomodated without overload. 
As shown in figure 3.2.2.1,the noise figure is degraded as the attenuation factors A1 and A2 
are increased, if the gain G1 and G2 are not large. The specification dictates 3ODB (maximum) 
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Figure 3.2.2,l. Input Amplifier Noise Figure Considerations 
attenuation d A1 and A2; therefore, the gain 01, 62, G3 must exceed 3 0 B  if the noise 
figure is held to a reasonable limit at full AGC. The product G1, 62, G3 was selected as 
45DB. However, the power capabilities of a low noise amplifier is limited, as a result the 
maximum input power must be constrained to -45DBM or  less to avoid overload. Clearly, 
a larger input power can be tolerated if G1, G2, G3 is reduced; however, a larger noise 
figure results. 
Figures 3.2.2.2 thru 3.2.2.7 indicate the test system and test results of the 
input amplifier amplitude and phase response at minimum, maximum, and mid range AGC. 
Figure 3.2.2.8 indicates the 50 mc carrier phase shift and noise figure as a function of AGC. 
3.2.2.2 Balanced Modulators (Mixes) 
The specification requires that the modulators be equivalent to ideal voltage 
multipliers in the time domain o r  translators in the frequency domain such that all 
spurious and feedthrough products are 5ODB below the desired output. The Hewlett Packard 
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Figure 3.2.2.2. Amplitude Response Input Amplifier Code 207 (Ic=O) 
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Figure 3.2.2.3. Phase Response Input Amplifier Code 207 (IC-0) 
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Figure 3.2.2.6. Amplitude Response Input Amplifier Code 207 (IC-4. 0 MA) 
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Figure 3.2.2.8. AGC Range Vs AGC Control Current]Noise Figure 
Vs AGC Control Current 
model 10514A double balanced mixer was  used as a frequency translator throughout the R. F. 
test console. Our experience indicated that this unit represents state of the art achievement 
with regard to intermodulation o r  spurious products. Figure 3.2.2.9 lists the characteristics 
of this unit. The third order product (2 f e  - fr) is l O B  above the specification: however, 
as stated, this represents state of the art. The parameters listed are achieved by utilizing 
carefully matched hot carrier diodes. The mixer input and output transformers are wide- 
band, accurately balanced units such that the mixer output is constant within 0.1DB between 
1 Mc and 100 Mc. The phase shift or  group delay in the region of 50 Mc and 10 Mc was  
measured and found to be compatible with the R F. Test Console requirements. 
3.2.2.3 Narrow Band IF (Code 206) 
The narrow band i-f amplifier specification is listed in Table 2.3.2.1. The unit's 
active gain is contributed by tuned feedback amplifiers. The amplitude and phase response 
of the unit is determined by a crystal filter. The tuned amplifier bandwidth is very large 
compared to the filter. Input and output emitter followers establish a 50 ohm source and 
load for the filter, The filter was designed to exhibit amaximally flat group delay or linear 
phase characteristic, Figure 3.2.2.10 indicates the amplitude and phase response of the 
overall amplifier. The 3DB bandwidth is 2.19Kc and the phase symmetry is within *5 
degrees for frequencies within *3.5 Kc of 10 Mc center frequency, 
3.2.2.4 Wideband I-F (code 214) 
The 10 Mc wideband amplifier specifications a re  listed in Table 2.3.2. 1. The unit's 
active gain is established by broadband feedback amplifiers. The basic feedback amplifier 
design is discussed later in this report. The module's phase and amplitude response is 
established by a passive filter. The module amplitude response (and test set) is shown in 
figure 3.2.11. The phase response is indicated by figure 3.2.2.12. The filter was designed 
for maximally flat group delay (linear phase) and an amplitude response roll off of *O. 5DB 
within 1.5 Mc d the 10 Mc center frequency. These constraints determined the 3DB band- 
width as 6.8 Mc. The specification dictates sixty percent bandwidth (6 Mc bandwidth 
centered on 10 Mc), as a result the filter exhibits geometric symmetry but not arithmetic 
symmetry. Arithmetic and geometric symmetry are essentially the same for a filter whose 
percentage bandwidth is ten percent or less. The technique to build a filter with sixty per- 
cent bandwidth that yields arithmetic symmetry has not been completed. The phase response 
of the 10 Mc wideband I-F amplifier shown in figure 3.2.2.12 exhibits geometric not 
arithmetic phase symmetry of *5' over a 6 Mc passband. 
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Figure 3.2.2.9. Balanced Mixer Characteristics 
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Figure 3.2.2.10. P.M.RCVRNarrow Band I-F Amplifier Amplitude and Phase Response 
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3.2.2.5 Wideband Phase Detector (Code 203A and 203) 
The wideband phase detector specifications are listed in Table 2.3.2.1. A basic 
module design was  developed and used three places in the receiver. The wideband phase 
detector was  modified slightly to exhibit larger dynamic range and greater bandwidth than 
the carrier track and AGC units. The basic phase detector bandwidth is established by the 
input transformer and extends well beyond 10 Mc; however, the bandwidth of the wideband 
unit is established by its output filter which initially was  designed for 5 Mc as shown in 
figure 3.2.2.13. The output bandwidth of the carrier track and AGC phase detectors (code 
203) are required to accomodate only half the predetection bandwidth o r  1Kc; therefore, the 
outputfilters of these units were designed primarily to suppress the 10 Mc feedthru and 20 
Mc product. During the course of system test,it was  mutually agreed with the cognizant 
engineer to modify the wideband phase detector output and decrease the bandwidth to 2 Mc. 
This modification was implemented to match the receiver output bandwidth to the P. M. 
Modulator bandwidth capability. The resultant response is shown in figure 3.2.2.14. 
The wideband phase detector dynamic range was  specified as 40DB. This may be 
defined as the transfer of the amplitude output beat note as a function of the signal level 
input. The plot of this transfer is shown in figure 3.2.2. 15. The limits of the plot a r e  
bounded at  one extreme by the unit's noise levelmid at the .other extreme whereby the Q a t @  
beat note distortion. 
reference level. The 10 Mc reference power is 2 watts. As shown on figure 3.2.2.15,a 
50DB dynamic range of input signal; (Pin between the limits of (0 and -5ODBM) results in a 
linear variation of output beat note well above noise and lODB below the upper bound. 
The distortion results when the signal level approaches the 
3.2.2.6 Carrier  Tracking Loop 
The specified receiver carrier  tracking loop parameters a r e  shown in Table 
2.3.2.1. The no noise loop gain required to constrain the static phase error  to one degree 
fo r  500 cps of transmitter detuning is 180,000 o r  105DB. Figure 3.2.2.16 indicates the 
test system and loop gain distribution required to achieve 105DB of loop gain. An alternate 
test system (not shown) that was  used in system test involved the substitution of a Hewlett 
Packard Model 5100A frequency synthesizer to provide the variable frequency receiver input 
carrier. 
The specification requires loop bandwidths (2Bl0) of 3.0, 12.0, 20.0 and 48.0 cps. 
5 The loop design is based on the JAFFE, RECHTIN technique which relates the loop filter 
5 - Jaffe, W and E. Rechtin, Design and Performance of Phase Lock Logics Capable of Near 
Optimum Performance over wide Range of Input Signal and Noise Levels, Trans IEE IT- 
lpp 66-76 March 1955 
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Figure 3.2.2.16. P.M.RCVR Carrier Tracking Loop Gain Test System 
Y 
time constants to the loop gain at threshold. The principal parts d the JAFFE RECHlW 
design are listed in figure 3.2.2.17. The loop parameters, computed and meaeured are 
shown in figure 3.2.2.18. The technique used to measure the loop information bandwidth 
is shown in figures 3.2.2. 19 and 3.2.2.20. 
The loop filter components are comprised of one percent resistors and 3 percent 
capacitors. Two capacitors (10 mf and 100 pf) a r e  used in conjunction with the various 
resistors to enable the operator to select the four loope bandwidths (either active or passive 
mode). The same loop bandwidthe (2 Blo of 3.0, 12.0, 20.0 and 48.0) are also selectable 
at one thirtieth maximum loop gain much that the operator may rimulate a static loop phase 
e r ro r  of 30 degreer by detuning the tranrmitter SO0 cpr. 
The tracking loop XATL. VCO tranefer of output frequency to input control voltage 
ir inherently nonlinear a8 determined by the nonlinear change in capacitance of the varactor 
ae a function of control voltage, 
The VCO output frequency an a function of control voltage ie ehown by figure 
3.2.2.21. The nonlinear characteristic ie compensated by a non linear function generator. 
The compensating characteristic of the function generator ie determined by straight line 
appraximations whereby 10 segments comprise the total curve. The corrected VCO transfer 
and test set ie ehown in figure 3.2.2.22. 
Aside from the principal specifications discueeed, the receiver has been designed 
such that the operator may open the loop and manually change the VCO frequency for 
acquisition. The VCO control voltage is monitored on a front panel meter. Various loop 
bandwidths and loop filters (active or passive) a re  selectable at the receiver front panel. 
3.2.2.7 AGC Loop 
The receiver AGC loop specifications are  listed in Table 2. 3.2. 1. Figure 3.2.2.23 
indicates the test system used to verify the AGC loop gain. Note that the Hewlett Packard 
Vector Voltmeter is used simply as a null device, The receiver input signal was  attenuated 
in 6DB steps with Ft, and sufficient attenuation was  subtracted from R2 to maintain a null on 
the Vector Voltmeter. This technique referenced the measurement accuracy to the Weinschel 
attenuators. The loop gain is non linear. The minimum gain was  established as 20. The 
AGC loop amplifier is assigned a gain of 68 and the combined minimum gain of the coherent 
amplitude detector and input amplifier, is 0.29. This arrangement established a peak to 
peak beat note from the coherent AGC detector (when the APC loop is unlocked) of 0.6 volts. 
The unit is capable in deliverying 24 volts peak-to-peqtherefore, the unit can deal with a 
signal to noise ratio d -40 db, whereby the predetection signal to noise ratio at carrier 
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Linear Phase Model Phase Lock Loop 
Go = 2n (do Km Kvco Koc Kx) I 
(1 
F1(s) = fl(s) 1+T2 S 
= Bo2 1+ 6 
= T1S BO 
where'lj= Go andT2 = 6 for  either active or passive filter -
B2 BO 
0 
I open loop transfer function 
I closed loop transfer function 
f+i O0 
d 2 S  
l + B O  
1+ fzs  s2 
+ 2  
-
Bo Bo 
2 Blo = 13 - IH(S)I ds = 1.06 BO 
2nj -j- 
GO = ~ o G  (t 
(t 1 d o 2  =TN 
$ g-1 
where N/S = Ratio d Predetection Noise Bandwidth to 2 Blo 
Therefore: r2 and 'rl are determined by 2 Blo, G anddo  
i 
Figure 3.2.2.17. P. M. Receiver Carrier  Tracking Loop 
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Given 
2 Blo 
3.0 cps 
12.0 
20.0 
48.0 
- Computed Measured 
Bo * O  fo f o h s s i v e  filted fofwtive filter) 
2.83 0.0343 0.45 CPS 0 . 4  cps 0 .4  cps 
rad/sec 
11.23 0.0685 1 .8  1 .7  cps 1.8  cps 
18.9 0,0888 3 2 .9  cpe 2 .9  
45.3 0.138 7.2 7 . 3  7 .3  
Note: Values o f a o  Simulated by Attenuating Phase Detector Signal Input 
Figure 3.2.2.18. P. M. Receiver Carrier Tracking Loop Parameters 
tracking loop threshold (2 Blo of 3.0 cps) is -28.24 DB. The AGC loop design is summarized 
in figure 3.3.2.24. The loop 3DB bandwidth as a function of the specified 2 BL is also listed 
on figure 3.3.2.24. The system outlined in figure 3.2.2.25 was used to measure the loop 
3 Db bandwidth. As shown,the modulation signal waa applied to the transmitter A, M. 
Modulator and the AGC error voltage was monitored on a brush recorder, The reeulting 
recorder plots are shown In figure 3.2.2.26, The minimum loop bandwidth (2BL - 0.1  cps) 
was not measured, as the minimum function generator frequency is 0.01 cps. The minimum 
loop bandwidth woe extrapolated by adding a filter reeietor to the eingle pole filter an order 
of magnitude greater than for the 0.1 cps bandwidth loop. 
3.2 .2 .8  Feedback Pair 
In general, the tactic used throughout the P. M. Receiver and other R F. Test 
Console subsystems to achieve accurately specified amplitude and phase responses is out- 
lined as follows: the active gain is contributed by broad band feedback amplifiers (feedback 
pairs) and the phaee and amplitude response is establiehed by paesive filters. 
The feedback pair served as a basic %uilding block" throughout the system and 
merits attention in this report, Figure 3.2.2.28 indicates the basic circuit diagram and an 
equivalent circuit diagram. The closed-loop circuit gain is as outlined by equation 58: 6 
a0 
A= a - =  
P P  1-at - S2 s + ( 1  +aofo) 
plp2 +Ti 
A = ReieRi for 1 1 
6 m  ysis and Design of the Shunt Series Feedback Pair by aZ S. Ghausi, Report No 112 
office of Naval Research, August 16, 1960 
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I Note: This Technique Suggested by F. J. Charles/ JPL Tech Memo 3341-64-2 
Loop Error: e(s) = a s )  $2 
B02 + BoS + S  
The loop error to a Sinusoidal Input Modulation whereby, 4 W=Maximum frequency deviation, 
Wm=modulation frequency 
fi(t) = AW Sin Wmt 
fi(s) = AW. Wm 
2 2 S +Wm 
ei(s) = A W .  Wm 
S(S2 + Wm2) 
e(s) = A W .  Wm S2 
s (s2 + wm2)  BO^ + ~ ~ B O ~ + S '  
where f$ = -tan-' E B o  Wm ( Bo2 - Wm2 
(4) 
The phase relationships between the modulating signal and modulation e r ror  become 
Error  Sig 
Mod. Sig. 
The loop adds an additional 90" phase shift, therefore, the lissajous pattern formed 
by the modulating signal and modulation e r ror  becomes a straight line only when Wm=Bo 
Figure 3.2.2.19. P. M. Receiver Carrier Tracking Loop 
Bandwidth Test Derivation 
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Figure 9.2.2.20. P.M.RCVR Carrier Tracking Loop Bandwidth Test System 
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Figure 3.2.2.2 1. P.M.RCVR Carrier Tracking Loop XTAL 
VCO Characteristic (Uncorrected) 
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Figure 3.2.2,23. P. M. RCVR Carrier Tracking Loop VCO 
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Linear Model AGC Loop 
Loop 
Gain (-) G = 5 I-F =Detector Gain * Kg- Amplifier 
F(s) = 1 
TS+ 1 
open. loop transfer 
Ho(s) = GF(s) = G - 
1 +Ts 
closed loop transfer 
(spec if i d )  
= G  
1 +m 
1+ G - 
1 +rs 
G 
4 BL 
-T= 
Minimum Gain and BL specified 
= BL for single pole closed - fo AGC Loop 
3DB Bandwidth 1. 57 loop response 
Figure 3.2.2.24. AGC Loop Design Summary 
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Figure 3.2.2.25. P.M.RCVR AGC Loop Bandwidth Test System 
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Figure 3.2.2.26. P. M. Receiver AGC LOOP Bandwidth Plots 
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Figure 3.2.2.27. P. M. RCVR PreDetection Record and Playback 
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Figure S. 2.2.28. Feedback Pair Charocteriatica 
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Equation (58) is recognized a8 the familiar quadrati& in which a proper choice of 
the damping coefficient yields a two pole Butterworth (maximally flat amplitued) response. 
The poles p1 and p2 are contributed by the two transistors shown in figure 3.2.2.28. The 
root locus diagram of the system is shown in figure 3.2.2.29. 
Figure 3.2.2.30 shows a typical amplitude response of 3 cascaded low power units 
used in the R. F. Test Console. In the region of 10 and 50 Mc the phase response is linear. 
The ratio of open to closed loop gain is 25 DB (for a closed loop gain of 15 DB) at 50 Mc. The 
inband intermodulation products are a minimum of -60 DB with respect to either of two equal 
tones when the total peak output power is within rating. The closed loop gain is easily changed 
(equation 59) by selection of feedback resistors. The closed loop gain and bandwidth are 
resistant to power supply and temperature variations. In summary, this relatively simple, 
basic amplifier provided a means of combating the stringent R. F. Test Console specifications. 
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Figure 3.2.2.29. Feed Back Pair Root Locus 
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3.3  F.M. SUBSYSTEM 
The F. M. absys tem specifications are listed in Table 2.4.1. The F, M. transmitter/ 
receiver pair residual F. M. was measured as follows: the transmitter was deviated a known 
frequency excursion and the receiver output voltage measured. absequently, the receiver 
output noise voltage was measured with no intentional transmitter frequency deviation. A 
simple ratio between the measured receiver noise voltage and signal voltage yields a measure 
of the residual F. M. The technique is outlined by the following relationships: 
B = A f  
f m  * 0.707 
= Bfm '0.707 (62) -*- 'o(SIG) 
' 0  (NOISE) - A f(NOIm) 
'o(SIG) KBfm.0 .707  
*** A f(NOISE) = vo(NOISE) O B  4 fm 0.707 
RmS 
'o(SIG) 
The modulation index, B, was conveniently chosen as 2.4, the first carrier null as ob- 
served on the spectrum display. The baseband tone (fm) was chosen as a midband frequency. 
The peak-to-peak transmitter frequency deviation [A f (SIGq was purposely chosen much 
larger than [A f (NOISU such that the ratio ' 0  (SIG) reflects accurate and separ- 
ate receiver signal and noise output voltages. Admittedly, Vo (SIG) is a measure of Vo(SIG) 
plus Vo (NOISE). 
' 0  (NOISE) 
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The results of this measurement are outlined in figure 3.3.1. Note that combinations 
of data include the noise measured in both 100 and 500 Kc bandwidths. Further, combinations 
of AFC and Non AFC transmitter operation coupled with both the phase locked and convention- 
al F. M. Receiver are included 
The residual F. M. listed exceeds the specification shown in Table 2.4.1. Further, 
there is little difference between the residual F. M. measured with the transmitter in either 
AFC or the Non-AFC mode. In defense of the system, the latter characteristic is not surpris- 
ing as the TX AFC system reduces the residual F. M. over a small bandwidth adjacent to the 
carrier and its influence is not particularly noticeable when the measurement is made in 
either 100 Kc or 500 Kc bandwidth Apart from that, the output noise measured was devoid 
of spurious and other extraneous signals. Further, care was taken to design an F. M. trans- 
mitter with minimum residual F. M. and a low noise receiver with reasonably large slope 
sensitivity discriminators. Although the residual F. M. was reduced considerably during the 
course of the development, it was not reduced to the specified level. 
The transmitter/receiver pair static linearity test set-up and test data is shown in 
figure 3.3.2 and 3.3.3. This test is relatively simple, whereby an accurately measured 
D. C. voltage used to modulate the transmitter is plotted versus the recovered voltage from 
the receivers. 
The data indicates both a linear transmitter and receiver. This characteristic could not 
have been achieved without linearizing both the transmitter and phase lock receiver voltage 
controlled oscillators with feedback. This technique is outlined in detail later in the report. 
The transmitter/receiver pair dynamic linearity was  tested as outlined in figure 33.4. 
Two dynamic linearity tests were conducted; namely, the two tone test and noise loading tests. 
From a system point of view it is interesting to note that the dynamic linearity and residual 
F. M. requirements are in conflict. Initially, the transmitter and phase locked receiver 
lVoltage controlled oscillators" (closed loop systems) were synthesized with extremely linear, 
low slope sensitivity, discriminators within the feedback loop. This design resulted in two 
tone intermodulation products at least -50 db with respect to either of two equal tones. 
Further, the noise loading tests revealed slot ratios in excess of 50 db. However, this type 
of system exhibited a large residual F. M. Therefore, a compromise was made to inctease 
discriminator slope sensitivity at the expense of linearity to reduce the residual F. U The 
slope sensitivity was tailored such that the system met the dynamic linearity specification; 
however, the residual F. M. was not reduced to within specification limits, as outlined ear- 
lier. The intermodulation components (two tone tests) are shown to be in excess of -40 db 
with respect to either of two equal tones. The intermodulation level can be related to the 
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Figure 3.3.4. F. M. &bsystem Dynamic Linearity 
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Taylor Series coefficients whereby second order (and higher) coefficients are less than 1/1QQ 
of the desired first order coefficient. This interpretation of -40 db components indicates one 
per cent linearity. 
3.3.1 F. M. Modulator 
The F. ML Modulator block diagram is shown in figure 2.4.11 and the principal speci- 
fications are listed in Table 2.4.1.1. As shown, the modulator is comprised of a two loop 
system. The minor, narrow band loop contrikutes carrier stabilization and the major, wide- 
band loop provides a means of synthesizing the transfer function of output frequency to base- 
band input. The major loop also transfers the linearity of the discriminator to the VCO with- 
in the loop constraints. Figure 3.3.1.1 indicates the linear frequency model of the major loop. 
Figure 3.3.1.1. Linear Frequency Model F. M. Transmitter, Major Loop 
The transfer function of outplt frequency to baseband input is: 
fO  
'm l+KAKvco D ~ ( s )  
- KAKvco F1 (s) 
K F  - (4 
LET K P = KA%Kvco 
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/ The open loop gain K and loop filter,Fl(s),are optimized to form a closed loop trans- 
) P' 
fer function that yields a two pole Butterworth response. The loop filter is of the form shown 
by equation 69. 
The root locus diagram of the system is indicated by figure 3.3.1.2. The closed 
loop transfer function synthesized is as listed in equation 70. 
Figure 3.3.1.2. Root Locus Diagram F. M. Modulator, Major Loop 
Substituting equation 69 in 68, the closed loop transfer function is written in terms of 
the open loop gain and loop filter. Equation 71 results: 
(72) 
fO 1 1 
‘m 
- (s) = - 
The open loop parameters K W1 and W2 are computed in terms of the closed loop 
P’ 
parameters Wn and 
powers of S. The constant term, KD, is independent of frequency and is not retained 
by equating equation 72 to equation 70 and equating coefficients of like 
1 - 1 
S + l + l -  - - s2 +- 2E s + l  s2 1 
Kpwlw2 + &+k) P -K- P wn2 wn 
(73) 
A large open loop gain is assumed such that 1/K approaches zero. 
P 
(74) 
2 Kpwlw2 = wn 
Three unknowns K W1 and W2 must be found; however, only two equations are 
P’ 
available. In a practical sense the loop gain (K ) is assigned as large a value as possible 
within the constraints of the hardware limitations and the loop filter poles, W1 and W2 are 
solved in terms of K 
P 
Wn and E Equations 76 and 77 result. P’ 
w1 = wn v Kp 
w2 = 12.w n 
The closed loop cut off frequency, Wn is [e] is within specification (f0.5 db at 500 
this synthesis is shown in figure 3.3.1.3. 
(76) 
(77) 
selected such that the amplitude response 
Kc). The experimental data achieved with 
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Aside from providing a controlled transfer of output frequency to baseband input, the 
closed loop system corrects the VCO non-linearity, residual F. M. and frequency drift. If 
the latter three undesirable parameters are considered aa a system input, 0, ( a linear 
system assumed) the loop correction is examined as follows: 
LOOP 
AnP 
LOOP 
FILTER I" vco 
Figure 3.3.1.4. Linear Frequency Model With Simulated VCO Input 
fO Kvco -(s) = 
ID + Kvco KDKAFl(s) 
LET K = Kvco K K  A I)P .  
1 :  K 
fO P 
ID P 1  
-(s) = - KAKn 1 l+K F (5) 
L J 
ASSUME K >> 1, Fl(s) = 
P 
f O  1 (+ +l&+ 1) 
-(s) = - ID KA% 
(79) 
(83) 
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The Bode diagram of equation 83 is shown in figure 3.3.1.5. 
Figure 3.3.1.5. Bode Diagram, VCO Correction 
This simple diagram reveals essential loop gain data. The VCQ non-linearities are 
attenuated by the product of the discriminator and loop amplifier gains. Therefore, in as- 
signment of the gain gradient around the loop,the following is evident. The VCQ gain should 
be minimized and the loop amplifier and discriminator gains should be maximum within hard- 
ware constraints. Further, the discriminator and amplifier should be linear and contribute 
minimum noise. If these simple precautions are not considered the closed loop system may 
well degrade the VCO characteristics. 
The closed loop system outlined exhibits a controlled transfer identical to an open 
loop VCQ. Therefore, the wideband closed loop system can be considered as the VCO in the 
narrow band carrier stabilization loop shown in figure 3.3.1.6. 
"M 
Figure 3.3.1.6. Linear Phase Model, F. M. Modulator Carrier  Stabilization Loop 
3-91 
/ 2  ," 
The transfer of output frequency to baseband inplt is: 
fO Kvco 
'm +Kvco K m K, F2 (4 - (8) = 
N S 
LetG = KvcoK,Km 
N 
Kvco Then fo - (8)  = 
'm + F2(s) . .  
S 
Let F = 1 (NO LOOP FILTER) 
2 (SI 
f O  Kvco Kvco S - (s) = 
vm 
= - 0 -  
S - + 1  S G 
l + G  G -
(85) 
A transfer independent of frequency results by adding the following pre-emphasis net- 
work at the baseband input. 
S 'Al - + 1  
'm S 
- -  - G. 
The network described by equation 88 requires a perfect integrator. This is not re- 
alizable but an approximation is adequate to extend the low frequency response to meet the 
amplitude response specification at 3 cps. The pre-emphasis network chosen exhibits the 
following transfer function: 
- + 1  
'm? w3 
'm - + 1  
wO 
- -  - s  (89) 
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The zero, W3, is equal to G and Wo was selected to extend the luw frequency re- 
sponse beyond 3.0 cps. The overall transfer function indicated by equation (90) results: 
fO Kvco - (8)  = -
'mt G 
&+I S 
G 
'S - +1 
S 
Kvco 
..=~ y ) + 1  
The Bode diagram of the overall transfer function is shown in figure 3.3.1.7. 
In a practical sense the loop gain G and loop bandwidth - + 1 was chosen 
as 50 cps to correct for oscillator instabilities. The compression factor, N,was chosen as 
512, thus limiting the allowing modulation index to 512. The phase reference, Qr, is derived 
from the transmitter reference frequency standard. The pre-emphasis network was mechan- 
ized as an active filter, 
c (: ,1 
PRE- EHPHAslS 
NETWORK 
ODB 
Figure 3.3.1.7. F. M. Modulator Low Frequency Response, 
Compensated For Carrier Stabilization Loop 
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Table 3.3.1.1. F. M. Modulator Nomenclature 
PARAMETER 
'm 
vmf 
KA 
%co 
KD 
fO 
N 
wn 
0 r  
E 
w1 
w2 
K P 
K c 4  
G 
wO 
w3 
DlMENSION DEFINITION 
VOLTS EASE BAND INPUT 
Volts Baseband Input With Pre-emphasis 
Volts/Volt Amplifier Gain 
Cycles/Sec VCO Gain 
Volt s/Radian Discriminator Gain 
Cy cles/Sec Output Frequency Deviation 
Counter Division Ratio 
Radian/SeC Closed Loop Cutoff Frequency 
Radian Reference Phase 
Damping Factor of Complex Pole Pair 
R a d i a n / S e C  Open Loop Real Pole 
R a d i a n / S e C  Open Loop Real Pole 
VOltS/VOlt Loop Gain Constant 
Volts/Volt APC Amplifier Gain 
1/Seconds APC Loop Gain Constant 
Radians/Second Low Frequency Cutoff Frequency with Pre- 
Emphasis 
Radians/Second Low Frequency Cutoff Frequency without 
Pre- Emphasis 
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3.3.1.1 F. M. Modulator Components 
The F. M. Modulator VCO was designed in a Clapp configuration. The parameters 
of this circuit are outlined in Section 3.1 of this report and are not repeated here. The unit 
was designed to exhibit minimum residual F. M. However, the oscillator transfer of * '0 
'm 
is inherently non-linear. Therefore, the feedback system described was utilized. The peak 
frequency deviation was specified as 500 Kc which dictated a rather low Q, L/C oscillator. 
The resultant long term stability was poor, as a result the carrier stabilization system was  
used. The closed loop VCO transfer is shown in figure 3.3.1.8. 
The loop discriminator was designed as a conventional unit, whereby the slope 
sensitivity and bandwidth was tailored to f i t  the intermodulation and residual F. M. specifica- 
tions. Initially a very linear, low slope sensitivity, delay line discriminator was utilized. 
Unfortunately, the resulting time delay ruined the closed loop response and the unit could not 
be used. A limiter precedes the discriminator in the major loop. 
The Wlrr Brown Model 1510 operational amplifiers were selected as the loop am- 
plifiers. These units were chosen for their gain bandwidth product and low noise character- 
istics. 
The feedback divider chain (N = 512) ccnsists of two high speed dividers (designed 
for  this project) plus cascaded Fairchild integrated circuit DT pL950 flip-flops to achieve 
the total division of 512. 
3.3.2 F. M. Receiver 
The F. M. Receiver Block diagram is shown in figure 2.4.2.1. As shown in figure 
2.4.2.1,the receiver R. F. Section includes a low noise input amplifier, selectable passive 
filter and limiter. A conventional and phase lock discriminator plus selectable output filters 
provide the baseband circuitry. The predetection record and playback circuitry included in 
the P. M. Fkceiver are time shared with the F. M. Receiver. 
3.3.2.1 Phase Lock Discriminator AFC Loop 
The system static and dynamic specifications dictate that the phase lock discrim- 
inator VCO exhibit a linear transfer of output frequency to baseband input. Therefore, the 
phase lock discriminator VCO was linearized by an auxiliary AF'C loop in a manner similiar 
to that described in the previous F. M. Modulator section by equations (66) thru (77). 
A principal difference between the two AFC loops merits an explanation. The trans- 
mitter AFC loops transfer function is modified by the narrow band carrier  stabilization loop. 
i 
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However, the difference in the two loop bandwidths ie very large and loop interaction is not il 
problem. The receiver AFC loop bandwidth is variable whereby the largest bandwidth is 
300 Kc (at maximum limiter suppression). Therefore, the receiver two loop system posed 
a problem non-existant in the transmitter; namely, the AFC loop bandwidth must be 
sufficient not to interfer with the AFC loop transfer function. Aside from the AFC loop band- 
width constraint, it became evident that the AFC closed loop transfer function should ideally 
exhibit a single -- real pole at a much higher frequency than the largest A X  loop information 
bandwidth. If this precaution was ignored, the AFC loop design would be modified by the 
AF'C loop transfer function. As indicated later in this section, the loop interaction is still 
evident at the 300 Kc APC loop bandwidth. 
The AFC loop reduction in the VCO residual F. M. is examined as follows. The 
VCO noise input I is assummed to be gaussian with a spectral density . The comparison 
of the AFC case compared to the conventional VCO is examined The various notations shown 
in Table 3.3.2.1 are referenced. 
D 
Table 3.3.2.1. F. M. Receiver AFC Loop Nomenclature 
NOTATION 
ID 
fl 
f 
K 
P 
'(VCO 
a-la 
%2 
DIMENSION 
volts 
cycles per second 
cycles per sec. 
dimensionless 
cycles per volt 
second 
watts per cycle 
per sec. 
watts per cycle 
per sec. 
watts 
Watts 
noise voltage at VCO input 
frequency, an independent variable 
AFT open loop corner frequency 
AFC open loop gain 
vco gain 
noise power spectral density at VCO input 
noise power spectral density of residual 
F. M. out of VCO. 
noise power of VCO outplt(residual F. M. 
with AFC) 
noise, power of VCO outputCresidual F. M. 
with no AFC.) 
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500 Kc 
c1 = 2$ 0 Po(f) df 
P0(f) = n (+) 1 + ( f/fl) 
l +  (kfl) 
(98) 
(99) 
The upper limit of the specified bandwidth (500 Kc) is 3 times smaller than K f 
P l  
(1.3 Mc); therefore: 
%(f)% 1 (KVCO 
, K  P 
Substituting equation (102) in (98) 
+5 f = 1.3' 10 1 
(J: = 6. 10+6Q [ ] 
For the non AFC case: 
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i 
ODB 
f -
KP 
- 1 
500 Kc 
(3-2 = 2r( (KVCO)~ & df = 10+6q (KVcd2 
dJl kP 0 1  
I 
0- 
' 
Then: 
K 2  
- P  -  
6 
F. M. NOISE WITHOUT AFC 
F.M. NOIEBWITHA FC 
032 
The design value of K is 10 
P 
, = 16.67 = 12.30B improvement 
3.3.2.2 Phase Lock Discriminator APC Loop 
Fmre 3.3.2.1 Bode Diagram VCOCorrection F. M. Phase Lock Discriminator 
Jaffe, I., and E Rechtin, Design and Performance of Phase Lock Loops Capable of Near 
Optimum Performance over a Wide Range of Input Signal and Noise Levels, Trans. 
IRE IT - 1 pp 66-76 March 1955. 
7 
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- PHASE,, LOOP 
BET AMP F IATER 
Figure 3.3.2.2. Block Diagram, Phase Lock Discriminator 
The loop model is simplified as follows: 
Where G o  is the open loop gain at threshold and 
linearized model shown in figuE 3 .3 .2 .3  results. 
is the limiter suppression. The 
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Figure 3.3.2.3. Phase Lock Discriminator Linearized Model 
The loop filter time constants, T2 and r,, are listed as functions of the thres- 
hold open loop gain, 6 o, and loop information bandwith, $, as follows: 
- E/B 
7 2  - 0 
The loop filter is of the form: - 
The open loop transfer function is: 
The closed loop transfer function becomes: 
w’B s 
(1 14) 
1 +  0 
S 
B t  + Bo 
- - 8 0 (s) Ho cs) 
1+Ho(s) 0 i Q H 8 = vT s + l  - 
The previous equations are written in terms of phase parameters; however, the 
phase lock discriminator is a frequency demodulator. Therefore, the parameters are con- 
verted to frequency as shown. 
The closed loop transfer function written in terms of frequency becomes: 
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. . a  
Equation 117 includes a zero at 
overall phase lock demodulator response. Therefore, a second filter , F 
outside the loop to yield a response determined by the transfer function denominator. 
q B o  which is indicative of peaking in the 
added 2(s) J is 
Equation 119 is of the form 
1 
= s + l  2 
wn2 + wn 
-
Whereby Wn = Bo a n d .  E = = 0.707 
2 
The specified parameters include a no noise loop gain sufficient to constrain the 
loop static phase e r ro r  to f 10 degrees for a transmitter determing of *500 Kc. The mini- 
mum loop gain is: 
The no noise open loop gain G w a s  designed as 3.14 e 1 yielding a sec 
static phase e r r o r  of 5.7 degrees for 500 Kc of transmitter detuning. 
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The limiter suppression factor8 6 is defined as follows: 
2 1 
The ratio N/S is the ratio of the predetection noise bandwidth to the two sided loop noise band- 
width 
The two sided loop noise bandwidth is defined by equation 124, whereby H 
loop transfer function at minimum loop gain. 
(2 Bb). The predetection noise bandwidth is established by the receiver input filter. 
is the closed 
(8) 
Three loop information bandwidths (fo) were specified, 3 Kc, 30 Kc and 300 Kc. The cor- 
responding two sided loop noise bandwidths (2 Blo) are 20 Kc, 200 Kc and 2 Mc. The largest 
bandwidth input filter (3DB B. of 1.0 Mc) determines the predetection bandwidth. The cor- 
responding limiter suppression factors ( o( o) are 0.15, 0.36, and 0.7. 
In summary, the loop information bandwidth, loop gain, predetection noise band- 
width and loop two sided noise bandwidths were specified. The loop filter time constants and 
limiter suppression factors were computed. 
3.3.2.3 Module Designs 
This section includes the principal F. M. Receiver module design considerations. 
Modules designs that have been described in previous sections and are used in the F. M. Re- 
ceiver are not repeated (phase lock discriminator VCO, feedback pair amplifiers). By the 
same token, module designs common to both the P. M. and F. M. Receivers that have not been 
described previously are listed in this section (low noise R. F. amplifier, limiter). 
3.3.2.3.1 Input Filter and Amplifier (Code 405) 
This module includes the low noise input amplifier and replaceable 50 Mc band- 
pass filter. Two low noise amplifier stages comprise the module input circuitry. The unit 
exhibits a 4DB noisefigureandcontributes 30 DB of gain. The receiver noise figure (aside 
* 
8 Davenport, W. B. Jr. Signal-to-Noise Ratios in Band Pass Limiters, J. Appl. Phys. , 
VoL 24, pp. 720-727, June 1953. 
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from oscillator stability) influences the transmitter/receiver pair residual F. M. discussed 
previously. The noise figure determines to some extent the magnitude of the receiver self 
noise and hence the ratio of S/N Summer noise and receiver self noise. 
* j  
The first of the two low noise stages employs a matching transformer to match 
the sorce impedance to the transistor inplt impedance. The input circuitry is outlined in 
figure 3.3.2.4. 
Figure 3.3.2.4. Low Noise Amplifier Input Circuit 
The input circuit is designejto yield a minimum noise figure. The transformed source ad- 
mittance ( ys) and transistor input admittance ( y d are comprised of real and imaginary 
components as shown by equations 125 through 128. 
y in = gin * jbin 
Let jbs kjbin = c 
i g 
"Principals of Noise", page 145 by J. J. Freeman. 
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.* g 
Assuming correlation between the transistor base and collector noise generators, 
the noise figure can be expressed a8 follows: 
NzF. = 1 + R eq. b g s  + gin)2 +(6' - 03 2J 
gs 
The coefficient, 0s is a function of the correlation between the base and collector noise gen- 
erator and Req is an equivalent noise resistance referred to the input. Note that the noise 
figure is minimized not only as a function of gs (the source conductance) but also the total 
susceptance,c. For minimum noise figure, c must be positive (capaciave) and equal to r. 
Experimentally, the latter characteristic was verified as the minimum noise figure was 
achieved when the input circuit was detuned from center frequency(50 Mc). Aside from the 
characteristics listed, collector to base feedback was added to the input amplifier to increase 
the amplifier bandwidth at a sacrifice of 0.5DB in noise figure. 
3.3.2.3.2 Limiter (codes 408 and 409) 
The F. M. R. F. Receiver sectibn includes two cascaded limiters each with a 
limit range of -30DBM to ODBM. The basic diode limiter circuit is shown in figure 3.3.2.5. 
Figure 3.3.2.5. Basic R. F. Test Console Limiter Circuit 
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1 )  
The resistor R1 is large compared to and R3 such that the current through F$ and R3 is 
supplied by a constant current source. In the absence of the input voltage (ein), the current 
thru R1 is evenly divided between % and The input voltage, ein, turns diode, D1, on and 
off; therefore, the total current (il +i2) either flows thru I$ or is evenly divided between % 
and I$. The peak-to-peak limiter output voltage (limit level) is (V/R -5). The diode's dy- 
namic resistance establishes the limiter insertion loss. 1 
r 
O--..LIMITER - AMP - LIPIITER - AMP - LIMITER 
N L 
The basic limiter circuit and feedback pair amplifiers are arranged as shown in 
figure 3.3.2.6. to form a limiter module. Each amplifier gain is designed to  absorb the pre- 
ceeding limiter stage's insertion loss and maintain the limit range. The limiter stages are 
driven and loaded with emitter followers to minimize insertion loss. 
4 
e0 
Figure 3.3.2.6. R. F. Test Console Limiter Configuration 
The amplifier gain gradient and limiter insertion loss gradient was carefully de- 
signed such that each amplifier's maximum output level is limited well below amplifier sat- 
uration for a limiter signal input dynamic range of -30DBM to 0 DBM. This simple precau- 
tion minimized the limiter A. M. to P. M. Conversion. Test results revealed that the ampli- 
fier exhibited excessive phase shift if operated near saturation. The basic limiter yielded 
eight degrees of carrier phase shift over a 30DB dynamic range of input signal at 10 Mc and 
fifteen degrees over the same dynamic range at 50 Mc. The broad band limiter exhibited a 
constant group delay (linear phase shift) from 5 to 15 Mc and 45 to 55 Mc at all carr ier  input 
levels within the power range of -30DBM to ODBM. 
3.3.2.3.3 Phase Detector 
A basic broadband power phase detector was developed for the R. F. Test Con- 
sole. The unit was used at either of the two system frequencies of 10 Mc and 50 Mc. The 
unit was designed to exhibit minimum drift and offset voltage. A simplified diagram of the 
circuit is shown in figure 3.3.2.7. 
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SIGNAL 
INPUT 
REIrERENC 6 
f 
Figure 3.3.2.7. Basic R. F. Test Console Phase Detector 
The simple arrangement shown chops the input signal spectrum at the reference rate. Mathe- 
matically, this arrangement provides a means of multiplying the signal spectrum by the refer- 
ence. The resulting terms at the output include a voltage proportional to a constant multiplied 
by the differences between the signal and reference phase angles. The bipolar switch was 
mechanized as two diode quads driven from a reference transformer. Opposite ends of the 
signal transformer are alternately shorted to ground (at the reference rate) through terminat- 
ing resistors. This precaution yielded a broadband unit as the signal transformer is terminat- 
ed by its proper load resistance over an entire cycle of reference voltage. A simplified 
schematic diagram of the phase detector is shown in figure 3.3.2.8. The basic phase detector 
was used in the P. M. Receiver at 10 Mc and in the F. M. Receiver at 50 Mc. 
3.3.2.3.4 Discriminator (Codes 403 and 403A) 
The F. M. Receiver includes two types of discriminator. A conventional unit 
was used in the phase lock discriminator AFC loop and a delay line discriminator was utiliz- 
ed as the open loop demodulator. The delay line discriminator is more linear (at a sacrifice 
of slope sensitivity); however, the time delay contributed by the coaxial transmission lines 
resulted in excessive transport lag. As a result the unit was not suitable for the AFC loop. 
A simplified schematic diagram of the conventional discriminator is shown in 
figure 3.3.2.9. 
The unit exhibited a slope sensitivity of 1.7 Mc/volt and a 9 Mc bandwidth. 
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SJGNAL 
INWT 
REFERENCT 
INPUT 
Figure 3.3.2.8. Simplified Schematic Diagram 
R. F. Test Console Phase Detector 
J k 
Figure 3.3.2.9. Conventional Discriminator 
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The delay line discriminator is shown in figures 3.3.2.10 and 3.3.2.11. Both 
h/2 section of line provides out of phase llsamplingll voltages while the A/4 
the phase splitting and the development of quadrature voltage is accomplished with a delay 
line. The 
section provides the quadrature voltage to be sampled. The peak detecting o r  sampling diodes 
are connected as in a conventional phase detector. 
The discriminator characteristic is computed for sine wave inputs using the labels 
of figure 3.3.2.3.8. The phase shift at points B and C are 
(n+l) nf 
2f0 
$)B = n f/fo J (bc = 
moreover, the voltages at A, B, and C may be written as: 
VA = coswt (131) 
VB = cos (wt - QB) 
vc = cos (wt - tpC) 
The first peak detector has an output proportional to the difference between VA and Vc. 
VAmC = cos wt - cos(wt - qlc) (134) 
The second peak detector has an output proportional to the difference between VB and Vc. 
= cos(wt - OB) - cos (wt - 4lC) (135) 'B-C 
Equations (134) and (135) can be reduced to the forms 
VA,c = -2 sin (wt - Qc) sin QCl2 
z 
= -2 sin (wt - $B - Qc ) sin ( eC - OB) - - 
2 2 
- -  B-C 
2 2  
----I 
INPUT 
FM 
TC TC 
R FC 
OUTPUT 
Figure 3.3.2.10 Delay Line Frequency Discriminator 
Figure 3.3.2.11 Delay Line Phase Characteristics 
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Thus one detector will have an output nearly equal5oShe peakvalue of VA (V,) and the other 
a value near the peak value of VB - (V2). 
The detector outputs are of opposite polarity being summed with equal weight giving an output 
proportional to  V1 - V2. 
v1 - v2 = K sin qc - sin ( Q ~  - 
[ z  - 2  2 
Ebbstituting Oc = (n+l) eB, V1 - V becomes 2 - 
2 
VI - V2 = 2 K sin "9, cos eB 
7 4 - 
Using the relation between phase and frequency, B = 180 f/fo,equation (141) becomes: 
v1 - V2 = sin 45 n f/fo cos 45 f/fo (142) 
A plot of equation (142) reveals a linear characteristic of output voltage (Vl - V2) as a func- 
tion of input frequency f. An interesting feature of the discriminator design is that the quarter 
wave transmission line may be made any number of quarter wavelengths enabling the designer 
to trade off linearity (bandwidth) and slope sensitivity. The discriminator designed in the 
RF Test Console includes a half wave and 15/4 wavelengths transmission line yielding a 
slope sensitivity of 0.4 - and a 3 Mc bandwidth. Mc 
3.3.2.3.5 Phase Lock Discriminator VCO 
The phase lock discriminator VCO was designed in a Clapp con f igu r~on .  The 
Clapp design was outlined earlier in the report in Section 3.1 and is not repeated here. 
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3.3.2.3.6 F. M. Receiver Operational Amplifiers 
Several operational amplifiers are included in the F. M. Receiver output base- 
band circuitry. 
APC Loop amplifier and various output amplifiers. The Wlrr Brown Model 1510 and 1560 
amplifiers were chosen on the basis of gain bandwidth product, low noise and drift character- 
istic. 
Specific operational amplifier applications include the AFC loop amplifier, 
3.3.2.4 Test Results 
The F. M. Receiver test results (aside from the FM Subsystem test results listed 
previously) a re  included in this section. Figure 3.3.2. 12 indicates the receiver input am- 
plifier phase and amplitude response combined with the 10 Kc 'plug in" filter, figure 3.3.2.13 
indicates the response with the 200 Kc filter and figure 3.3.2.14 with the 1 Mc filter. 
Figures 3.3.2. 15 and 3.3.2.16 show the limiter characteristics of the two F. M. 
Receiver limiters. Figure 3.3.2. 16 indicates the phase lock discriminator phase detector 
characteristic. Figure 3.3.2. 17 shows the phase lock discriminator VCO characteristic 
(closed loop). Figure 3.3.2. 18 indicates the test set used to measure the phase lock dis- 
criminator open loop gain. Figure 3.3.2.19 shows the test set used to measure the phase 
lock discriminator loop bandwidths. 
lock discriminator loop amplitude responses. 
phase and amplitude responses of the six F. M. Receiver output baseband filters. 
3.4 LINEAR S/N SUMMER 
Figures 3.3.2.20 thru 3.3.2.22 indicate the phase 
Figures 3.3.2.23 thru 3.3.2.34 show the 
The Linear S/N Summer was  designed and tested during Phase I of this project. The 
results of that effort were reported in the Phase I Final Report, Appendixes B and C entitled 
"Linear Signal/Noise Summer" and "Linear Signal/Noise Summer Spectral Density Test". 
The principal test results reported in Phase I are summarized in Table 3.4.1. 
In the course of the Phase 11 effort, the S/N Summer was repackaged in a Holloway 
cabinet. The noise amplifier and noise filter were repackaged in an oven (to diminish re- 
sponse variations as a function of temperature) and retuned at 40°C. 
The noise amplifier is gain controlled whereby the angle modulated carrier serves as 
the AGC loop reference. Variations in either carrier power o r  noise power results in a 
change of absolute signal and noise power from the Summer; however, the S/N ratio is main- 
tained constant within the constraints of the control loop. The loop operating point is estab- 
lished by the "Bias Adjust" control which regulates a DC potential which is combined with the 
loop e r ro r  voltage. Figure 3.4.1 indicates the noise amplifier characteristic of relative at- 
tenuation as a function of the bias voltage at different noise amplifier input power levels. 
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Figure 3.3.2.12. F. M. fbr Input Band Pass Filter Test System 
fo = 50 Mc/s, BW = 10 KC. 
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Figure 3.3.2.13. F. M. Rx Input Band Pass Filter Test System 
Attenuation And Phase Response For 200 Kc Helical Filter And Amp. 
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Figure 3.3.2.14. F. M. Rx Input Bandpass Filter Test Input Filter 
Amplitude and Phase &sponse for 1Mc. Filter and Amp. 
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Figure 3.3.2.15. F. M. F&s Limiter vs. 
Inpt for F. M, Limiter (COae 408) 
i 
3-116 
! 
I 
I 
i 
f 
I ., . .  - ! 
Figure 3.3.2.16. F. M. Rx Limiter Output Vs. - 
Input for F. M. Limiter (Code 409) 
I 
3-1 17 
/ -  
or 
3-118 
i 
i 
i Figure 3.3.2.18. Phase Lock Discriminator VCO Characteristic 
(Closed Loop) 
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Figure 3.3.2.19. F. M. Receiver APC Loop Gain Test Set 
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i Figure 3.3.2.20. F. M. Receiver APC Loop Bandwidth Test Set 
fit ,cJGZT50# b a n 0  
Figure 3.3.2.21. F. M. Rx Phase Lock Discriminator 
Amplitude Response (fo = 3Kc) 
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Figure 3.3.2.22. F. M. Rx Phase Lock Discriminator 
Amplitude Response (fo = 39Kc) 
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Figure 3.3.2.25. F. M. Rx Outpt Filter (Wltterworth) 
Phase R e ~ p o ~ t ?  1- Low Pass 
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Figure 3.3.2.27. F. M. Rx output Filter (Butterworth) 
Phase Ftesponse 10 Kc Low Pass 
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Figure 3.3.2.29. F. M. Rx Output Filter (Butterworth) 
Phase Response SN#9 100 Kc Low Pass 
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Figure 3.3.2.31. F. M. Rx 
Phase Response SN #I 
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Figure 3.3.2.34. F. M. Rx Output Filter (Bessel) 
Attenuation Response 10OK.c Low Paas SN #12 
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Figure 3.3.2.35. F. M. Ibr Outprt Filter (Bessel) 
Phase Response 1OOKc Low Pass SN#12 
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Figure 3.4.1. Noise Amplifier Characteristics as a Function of Bias Voltage 
The typical operating point is indicated by curve three at a "Bias Adjust" dial setting of 
1.0. 
Figure 3.4.2 indicates the Power Transfer of the Noise Amplifier/Filter at an oven 
temperature of 39.5"C. The operating point and its relationship to saturation is shown. 
The noise preampwier and power amplifier were retuned at an oven temperature of 
39.5"C. Figure 3.4.3 indicates the test set used to align the noise amplifier. As  shown, 
the dual channel insertion loss test set was used to accurately measure the noise amplifier 
response. This system includes two principal advantages that yield 0.01 db resolution. First, 
variations in the input signal are common to both the reference and signal channel and can- 
cel. 
1 Kc tones. Therefore, variations in the signal channel (as a function of frequency) are com- 
pensated by precision audio attenuators in the signal channel to achieve a null. The noise 
amplifier response is read off the audio attenuator setting required to achieve null. Initially, 
the system is calibrated with the noise amplifier replaced with a calibrated fixed pad. Figures 
3.4.4 through 3.4.7 indicate the noise amplifier responses at oven temperature for various 
AGC operating points. Figure 3.4.8 indicates the overall noise amplifier/filter 3 db band- 
width. The 3 db bandwidth shown was measured in a manner whereby the frequency accuracy 
is determined by the crystal controlled frequency synthesizer and the amplitude accuracy by 
the Weinschel Dual Channel System. 
Secondly, the RF Power in both the reference and signal channels are converted to 
Figure 3.4.9 indicates the Summer Noise Power Output for various "Bias Dial Settings". 
The measured Summer carrier power output as a function of carrier power input is also shown. 
The Summer is organized such that a narrow band crystal filter centered on 50 Mc can 
be cabled in the noise channel. This feature is included in the Test Console such that the PM 
Receiver carrier tracking loop threshold tests can be made without overloading the receiver 
front end with wideband noise. Figure 3.4.10 indicates the test set used to measure the cry- 
stal filter bandwidth. Figure 3.4.11 indicates the filter response. 
Table 3.4.1. Linear S/N Summer Test Results 
1, 
2. 
3. S/N Ratio Bpeatability ------------- fO.024 DB 
4, 
5. 
$/N Dynamic Range - - - - - - - - - - - - - - - 
Absolute Accuracy - - - --- - - -- --- - - - -- 
100 DB 
~ 0 .  156 DB over 100 DB Range 
$/N Ratio a b i l i t y  - - - - - - - - - - - - - - - - - - 
Noise Power Spectral Density -------- 
*O. 013 DB over 4 hour period 
fO. 05 DB over, 4 MHz contered at 50 MHz. 
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Figure 3.4.2. Pawer Transfer of Noise Amp. /Filter 
Taken at Oven Temperature 39.5"C 
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Figure 3.4.3. Block Magram of Test Set Up For Noise 
Amplifier Frequency Response 
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Figure 3.4.4. Pass Band Response Frequency vs. 
Relative Response (DB) 
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Figure 3.4.5. Pass Band Response Frequency vs. 
Relative Response in DB 
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Figure 3.4.6. Pass Band Response Frequency vs. 
Relative Fksponse in DB 
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Figure 3.4.7. Pass Band Response Frequency vs. 
Relative Response 
Figure 3.4.8. Noise Amplifier Freq. Response 
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Figure 3.4.9. Summer Noise Power Outgut for Various "Bias Dial Settings" 
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Figure 3.4.10. Block Diagram of Test Set-up 
For 10 KHa Noise Filter Freq. Response 
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Figure 3.4.11. 10 KHz Noise Filter Response 
Frequency vs. Relative Response in DB 
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, 3.5 PHASE NOISE AND TEST INSTRUMENTATION 
In addition to the commercial test instruments included in the RF Test Console, the sys- 
tem includes hardware to measure the P.M. Receiver carrier tracking loop VCOphase 
noise and the P. M. Mociulator carrier suppression. 
gram of this subsystem. As shown the VCO l Mc o u t p t  is multiplied to 60 Mc and is down 
converted to 10 Mc by mMng with the 50 Mc transmitter reference. The resulting 10 Mc is 
phase compared with a 10 Mc reference derived from the P. M. Receiver reference oscillator. 
The Hewlett-Packard Vector Voltmeter samples the 10 Mc reference and the 10 Mc spectrum 
derived from the VCO. The two inputs are reconstructed at 20 Kc by a sampling technique. 
The information bandwidth retained is dictated by the Nyquist sampling rate. The 10 Mc 
spectral bandwidth (carrier plus noise) is constrained by a 2 Kc crystal filter in the 10 Mc 
I-F amplifier. The bandwidth determined by the sampling rate is 10 Kc. The reconstructed 
20 Kc waveforms are phase compared with a linear phase detector (set-reset flip-flop and 
low pass filter) . The resulting phase detector characteristic is shown in figure 3.5.1. 
Figure 2.6.1 is the block dia- 
The coherent carrier suppression measurement system shown in figure 3.5.2 provides 
a means of converting the 50 Mc carrier  power to a D. C. voltage. The conversion is achieved 
by phase comparing the P. M. spectrum with a coherent 50 Mc reference. The phase detector 
output is filtered whereby the polarity and magnitude of the D. C. term is a measure of the 
50 Mc carrier  power as dictated by the J, Bessel coefficient. 
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Figure 3.5.1. Phase Detector Characteristic 
Phase Noise Instrumentation 
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Figure 3.5.2.  Carrier Suppression Measurement System 
3-151/15 2 
APPENDIX A 
Specification 
Submitted as Part of the Final F?.eport 
for RF Test Console on JPL Contract 951140 
Date: 2 May 1967 
Prepared by: Westinghouse Electric Corp. 
Wrface Division 
P.O. Box 1897 
Baltimore, Md. 21207 
1.0 Appendix A includes the correlation between the R. F. Test Console specifieatione a d  
measured data. The material is presented in order of appearance in the Specification (Third 
Revision). M y  the specific specifications and test results are listed. The boiler plate 
(paint specification, etc. ) and peripheral data is not included in this document. The simplified 
block diagrams listed in the original specification are included in Appendix I) and are not 
repeated in thia document. 
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P. M. SUBSYSTEM 
2. Phase Stability 
Principal Specifications & Test Results 
1. Frequency Stability 
The frequency stability of 
both the transmitter frequency 
source and the receiver reference 
oscillator shall be as follows: 
MEASURED 
- 10 a. 2.3 parts in 10 
4 parts in 
0.25 RMS in 2 Bm of 3.0 
cps. 
3. Fidelity p q kombinations 04 
* 1 rad 
* 2 rad 
* 4 rad 
* 4 rad 
* 4 rad 
* 1 rad 
A-2 
_I 
~ lp and q 
lOkc 9kc Worst Case 
ODB ODB -46.5 DB 
lOkc 9kc. 
ODB ODB -49DB 
lOkc 9kc 
ODB ODB -44DB 
lOOkc 9Okc 
ODB ODB -39DB 
500kc 450kc 
ODB ODB -45DB 
lOOOkc 900kc 
ODB ODB -34DB 
a. 
b. 
SPECIFIED 
Each shall have a short term 
stability measured over a 
one-minute period of 1 part 
in 107. 
Each shall have a long term 
stability measured over a four 
hour period of five (5) parts in 
IO? 
The phase stability of the unmodulat- 
ed Tx/Tix pair shall be such as to 
cause no more than one degree rms 
phase error in 2BL of 3.0 cps. 
The fidelity of the Tx/Rx pair shall 
be such that all spurious sidebands 
within the modulation passband are 
30 db (40 db design goal) below the 
modulated carrier or  40 db (50 db 
design goal) below unmodulated 
power when the transmitter is 
modulated with two pure sinusoids 
of any frequency and at modulation 
indices within the phase modulator 
design limits. 
P.M. TRANSMITTER 
1. Carrier 
Frequency 
2. Frequency 
Response 
3. Phase Deviation 
4. Deviation 
Linearity and 
Incidental AM 
Principal Specifications & Test Results 
MEASURED SPECIFIED 
50 mc/s i500 cps 50 mcs Tunable k500 cps 
io. 1DB DC to 5OOKC/s 
k0.4DB I)(: to 1. OMC/s 
*O. 1 db DC to 500 KC 
io. 5 db 500 KC to 1.5 mcs 
k3.0 Radians DC to 500 KC 
il.  0 Radian DC to 1 .5  mcs 
i 3 . 0  radians D. C. to 500 KC 
*l. 0 radian D. C. to 1.5 mc 
See PM Tx/Ffx Subsystem 
spec. 
See PM Tx/Rx pair spec. 
1. 
2. 
3. 
4. 
Frequency 
Response 
Per Cent 
Modulation 
Modulation 
Linearity 
Incidental P. M. 
AMPLITUDE MODULATOR 
Principal Specifications & Test Results 
MEASURED 
+O. 1DB from DC to lOKC, 
3DB Bandwidth greater than 
1MC. 
100 per cent 
Two equal tones applied within 
5KC band. One hundred per 
ceni peak modulation index. 
Worst inband intermodulation 
-26DB with respect to either 
of the two equal tones. 
P. M., measured in RCVR 
carrier tracking loop 
Cl-H(s)I when AM modu- 
lator 50% modulated, less 
than 1 degree peak to peak. 
SPECIFIED 
*O. 1DB from D. C. to 5. OKC. 
i50 per cent in voltage. 
5 per cent 
1 per cent (design goal) 
Compatible with Phase Stability Spec. 
A-4 
P.M. RECEIVER 
Principal Specifications & Test Results 
MEASURED 
50 MC 
SPECIFIED 
50 MC 1. 
2. 
3. 
4. 
5. 
Carrier  Frequency 
Input AmpWier 
a. Bandwidth 3DB BW, 12 MC/S 
56.20 - 44.17 mc/s 
0.5DB BW, 4.35 mc/s 
52.27 - 47.92 MC/S 
3db B. W. 10 mcs min. f la t  within 
1 0.25 db within i2 mc of 50 mcs. 
b. Phase Linearity 
c. AGCRange 
Compatible with P. M. Subsystem 
Linearity Spec. 
Maximum Flat Group 
I)eLaV 
30 DB 30db 
Narrow Band IF 
a. Center Frequency 
b. Bandwidth 
10 mc/s 
10 MC/S + 1,050 cps 
10 MC/S - 1,080 CPS 
*5" Phase Symmetry 
*3.5 KC of center 
frequency 
10 mcs 
2 KC (3db) Centered on 10 MC 
c. Phase Symmetry 15" for frequencies 
1 1  KC of center frequency 
(1 6 KC Design Goal) 
Wideband IF 
a. Center Frequency 
b. Bandwidth 
10 MC 10 MC 
6.8 MC (3 DB) 10.  5DB 
center frequency 
15  Degrees over 6 mc/s 
passband, geometric 
symmetry 
+ 2 .2  MC - 1.6 MC Of 
6 MC(3db) *O. 5 db within 1.5 mc 
of center frequency. 
c. Phase Symmetry f 5 degrees over 6 mc passband. 
Wide Band Phase 
Detector 
a. Video 3 db 
Bandwidth 5 mcs 5 mc 
50 DB (Min) 40 db 
c. Fidelity See subsystem 
Linearity Spec. 
Compatible with P. M. Subsystem 
Linearity Spec. 
P. M. RECEIVER (Continued) 
MEASURED SPECIFIED 
6. Carrier  Tracking Loop 
a. No Noise Loop Gain h 0 = 2" for Tx de- Constrain Static Phase Error  *1 
*500 cps 
tuning Af,l 000 cps Degree Transmitter. Detuning 
b. LoopBandwidths 
2.7, 11.3, 19.3, 4 8 . 6 ~ ~  3.0 12.0 20.0 and38.0 cps, vari- 
able 1.0 cps = 1 KCs BLO 
c. Loop Filter 1% Res. 
3% Cap. 
Active and passive, 1% resistors, 
3% capacitors 
d. LoopGain *3% over Tx Tuning *3% over transmitter tuning range 
Stability Range 
7. AGC Loop 
a. Min. LoopGain 20 20 
b. Loop Noise Band- 0.1, 1.0, 10 cps . 01, 0.1, 1.0 and 10 cps 
widths 0.1 not measured 
c. Loop Filter 
8. Predetection Record 
and Playback 
a. Record 
b. Playback 
9. Balanced Modulators 
1% Res. 3% Capacitors Passive, 1% resistors 
3% capacitors 
Yes 
Yes 
P. M. Spectrum down converted to 
50 mcs 
Recorder spectrum up converted 
to 50 mcs 
2fl - fr =-40DB 
All other products 
greater than 60 DB 
below the desired output. 
All spurious and feedthru products 
50DB below the desired output. 
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Phase Noise Instrumentation 
Principal Specifications & Test Results 
DlLEASURED 
1. Phase Shifter Center frequency, 10 MC 
continuously variable 
0-360" Mal Calibration 
accuracy k l  degree 
2. Lineary Phase One per cent over 300 
Detector Character- degree Rangelbinary 
istic dividers not used7 
Eo 's ' in 
SPECIFIED 
Center frequency, 10 MC continuous- 
ly variable 0-360" Dial Calibration 
Accuracy * 1 degree 
Binary Divider and Limiter Rise and 
Fall times specified not applicable 
to absystem built. 
F.M. SUBSYSTEM 
Principal Specifications 8z Test Results 
AFC TX 
Non 
MEASURED 
-44.5DB -43DB 
-43 DB -42DB 
AFC 
Tx 
500 KC/s B. W. 
m2/Phase Lock Conv. \ 
2. Static 
Linearity 
3. Dynamic 
Linearitv 
Non j165ep.I 
AFc 170 cps 211 cps Tx 
Within *O. 5 percent, Phase 
Lock Rx, Conv. Rx 
Noise Loading Results 
RMS Deviation = 67 KC 
Phase Conv. 
Lock Rx 
AFC 
Non 1-1 -41DB -41DB 
AFC 
Tx -41DB -41DB 
SPECIFIED 
The frequency stability the FMS 
Tx/M pair shall be such as to cause 
less than 15 cps RMS residual F. M. 
with the Tx operating in the AFC 
Mode and 60 cps r m s  residual F. M. 
in non/AFC mode measured in 
either conventional o r  phase lock 
receiver in a 500 KC bandwidth. 
The Tx/Rx pair shall exhibit a 
static linearity of rt0. 5 percent 
over the full-scale frequency de- 
viation with the non/AFC Trans- 
mitter and either receiver above 
and beyond the inherent sinusoidal 
phase detection non-linearity. 
The Tx/Rx pair shall exhibit a 
dynamic linearity of *l. 0 percent 
over all combinations of modulating 
frequency and frequency deviation 
in both AFC and non/AFC trans- 
mitter modes and with either re- 
ceiver above and beyond in inherent 
sinusoidal phase detector non- 
linearity 
Slot Ratio not specified 
Tx 
Slot Ratio 
A-8 
F. M. Tx 
Principal Specifications & Test Results 
MEASURED 
1. Frequency *O. lDB,50 cps to 100 KCS. 
Response *O. 5DB, 3 cpa to 50 cps and 
100 KC/s to 500 KC/s 
2. Frequency f 500 KC 
Deviation 
6 = 512 in AFC 
3. Deviation Refer to F M  Subsystem 
Linearity measurements 
4. AF’C Operation 
3 CPS - 500 KC AFC 
DC - 500 KC Non AFC 
SPECIFICATIONS 
The frequency response of the fre- 
quency modulator shall be constant 
with *O. ldb from 50 cps to 100 KC 
and i 0.5 db from 3 cps to 50 cps 
and 100 KC to 500 KC. 
The modulator shall be capable of 
deviating the carrier G O O  KC about 
its center frequency with a maxi- 
mum modulation index of 512 in the 
AFC mode. 
Refer to FM Subsystem Specifications. 
The F. M. Transmitter shall be 
capable of operating either with o r  
without automatic frequency control. 
In the AFC mode its modulation re- 
sponse shall be from 3 cps to 500 
KC and in non/AFC from DC to 
500 KC. 
A- 9 
F.M. RCVR 
Principal Specifications & Test Results - 
MEASURED SmECIFIED 
1. Input Band Pass Filters a. 50.0 MCS + 0.526 MC/s The Input Filters shall 
50. OOMCS - 0.454 MC/S 
b. 50.0 MCS + 0.100430 MC/s 
have half power bandwidths 
within *2 percent of 1 mc, 
200 KC and 10 KC. 
50. OOMC/S - 0.098660 MC/S 
c 50.00MC/s + 0.005109 MC/e 
50. OOMC/S - 0.005100 MC/S 
a. Phase Response Max Flat Group Delay The filter's phase response 
shall be linear as established 
by a Bessel Response. 
b. Amplitude Response 
2. Limiter 
Yes 
a. The Dual F. M. Rx 
shall contain a hard 
limiter following the 
input band-pass filter 
with the following 
characteristics : a EIN = 60 DB 
= 1  DB A EOUT 
3. Conventional F. M. Detector 
See F. M. Subsystem 
Tests 
4. Phase Lock F. M. Detector 
a. VCO Yes 
The Amplitude Response 
shall be established by the 
3 db bandwidth and the 
phase characteristics. 
The limiter shall have a 
dynamic range of 60 db. 
The Dual F. M. Rx will 
include a conventional 
F. M. Detector with per- 
formance characteristics 
consistent with the F. M. 
Subsystem frequency 
stability and static and 
dynamic linearity re- 
quirements. 
The VCO center shall have 
a center frequency of 50 
mc. 
A- 10 
b. Phase Detector 
c. LoopGain 
d. Loop Filter 
MEASURED 
See Subsystem measurements 
See fhbsystem measurements 
SPECIFIED 
The deviation capability 
shall be consistent with 
the transmitter modulator 
characteristics. 
The static and dynamic 
linearity and stability shall 
be consistent with the F. M. 
Subsystem Specifications. 
3DB Video Bandwidth 4.94 MC/s The phase detector band- 
width shall be consistent 
with the Tx modulator fre- 
quency response. It shall 
be of sufficient fidelity to 
meet the subsystem dynamic 
linearity requirements. 
9.2" for input 
f = 500 KC 
Sufficient to constrain 
static phase er ror  to 10 
degrees when Tx deviation 
is maximum (500 KC). 
Three standard loop infor- 
mation bandwidths of 3 ,30 
and 300 KC shall be supplied. 
e. Compensation Filter Measured match computed ex- A single pole R C. low 
cept f h  = 300 KC,Transport lag 
introduces deviation from com- 
puted responseFcn &., o F jccuc 
pass filter shall be employed 
at the loop filter output such 
that the overall phase-lock 
F. M. detector transfer 
function is that of a pure 
loop. 
5. Output Low Pass Filter 
The Dual F. M. Rx shall 
include a single low-pass 
outplt filter with the fol- 
lowing characteristics: 5 pole max.flat Amp. 5 pole 
max. f la t  group delay 1, 10, & 
100 KC/s Supplied 
The output filter shall have 
more than three poles and 
shall have either maximally 
f l a t  amplitude or maximally 
f la t  phase response. Filter 
bandwidths of 1, 10 and 100 
KC shall be supplied. 
A-11 
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6. Predetection Fiecord and 
Playback 
a. Record 
b. Playback 
MEASURED 
Yes use same hardware as in 
P. M. Rec. 
Yes use same hardware as in 
P.M. fbr 
SPECIFIED 
F. M. Spectrum down con- 
verted to 5 mcs. 
Recorder Spectrum up 
converted to 50 mcs. 
i 
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1. Dynamic Rang e 
2. Noise Bandwidth 
4. Noise Power 
Spectral Density 
SIGNAL TO NOIm SUMMER 
Principal Specifications and Test Results 
mASURED 
0- lOODB 
Within the bounds *O. 05DB, 
48 - 52 MC 
S/N Ratio accuracy, 
*O. 156DB oiar lOODB dynamic 
range, S/N Ratio repeatibility, 
.+O. 024DB, S/N Ratio Stability, 
k0.013DB over 4 hr. period 
Within the bounds aO. 05DB From 
48 to 52 MC. Measured in 500 cps 
B. W. in 2 KC increments &om 
50.01 to 49.99 MC. Meaewed in 
5KC BW in 20 KC increme +E 
from 50.1 to 49.9 MC. Measured 
in 50 KC B. W. in 200 KC incre- 
ments from 48 to 52 MC 
SPECIFIED 
0-100DB 
*O. 05DB from 48 to 52 MC 
*O. 3DB 
k0. O5DB from 48 to 52 MC 
,,- 
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